4-BIT PARALLEL-TO-SERIAL CONVERTER

Similar documents
6-BIT UNIVERSAL UP/DOWN COUNTER

TRIPLE D FLIP-FLOP FEATURES DESCRIPTION PIN NAMES BLOCK DIAGRAM

2/4, 4/5/6 CLOCK GENERATION CHIP

3.3V, 2.7Gbps SDH/SONET LASER DRIVER WITH AUTOMATIC POWER CONTROL

SY69754AL. General Description. Features. Applications. 3.3V, 622Mbps Clock and Data Recovery

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

VITESSE SEMICONDUCTOR CORPORATION. 16:1 Multiplexer. Timing Generator. CMU x16

it4036f 120-ps Wideband Phase Delay Description Features Device Diagram Timing Diagram

54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

Features. Ordering Information. * Underbar marking may not be to scale. Part Identification

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

MIC2844A. Features. General Description. Applications. Typical Application

MIC2940A/2941A. Features. General Description. Applications. Pin Configuration. 1.2A Low-Dropout Voltage Regulator

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

Features. V PP IN V CC3 IN V CC5 IN (opt) EN0 EN1 MIC2562

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

CMOS PARALLEL-TO-SERIAL FIFO 256 x 16, 512 x 16, 1,024 x 16

74F168*, 74F169 4-bit up/down binary synchronous counter

54LS193 DM54LS193 DM74LS193 Synchronous 4-Bit Up Down Binary Counters with Dual Clock

DM54161 DM74161 DM74163 Synchronous 4-Bit Counters

Low-Jitter I 2 C/SPI Programmable Dual CMOS Oscillator

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

54LS169 DM54LS169A DM74LS169A Synchronous 4-Bit Up Down Binary Counter

SN54ALS191A, SN74ALS191A SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

KA7500C. SMPS Controller. Features. Description. Internal Block Diagram.

74AC191 Up/Down Counter with Preset and Ripple Clock

5495A DM Bit Parallel Access Shift Registers

Features INVERTING. 0.6mA NONINVERTING INVERTING. 0.6mA NONINVERTING

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

SN54/74LS192 SN54/74LS193

PECL and LVDS Low Phase Noise VCXO (for MHz Fund Xtal) XIN XOUT N/C N/C CTRL VCON (0,0) OESEL (Pad #25) 1 (default)

How To Power A Power Supply On A Microprocessor (Mii) Or Microprocessor Power Supply (Miio) (Power Supply) (Microprocessor) (Miniio) Or Power Supply Power Control (Power) (Mio) Power Control

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop

MM74HC273 Octal D-Type Flip-Flops with Clear

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators. Functional Schematic. Features. Description. Pin Configuration 2


Chapter 9 Latches, Flip-Flops, and Timers

INTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook.

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

CD4013BC Dual D-Type Flip-Flop

MM74HC174 Hex D-Type Flip-Flops with Clear

TS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:

Low Phase Noise XO (for HF Fund. and 3 rd O.T.) XIN XOUT N/C N/C OE CTRL N/C (0,0) Pad #9 OUTSEL

Features. Applications

3.3V Mbps AnyRate CLOCK AND DATA RECOVERY Use lower-power SY87700AL for new designs

MM74HC4538 Dual Retriggerable Monostable Multivibrator

Cold-Junction-Compensated K-Thermocoupleto-Digital Converter (0 C to C)

MADR TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.

MC10SX1190. Fibre Channel Coaxial Cable Driver and Loop Resiliency Circuit

Fairchild Solutions for 133MHz Buffered Memory Modules

. MEDIUM SPEED OPERATION - 8MHz . MULTI-PACKAGE PARALLEL CLOCKING FOR HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE

V CC TOP VIEW. f SSO = 20MHz to 134MHz (DITHERED)

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

MM54C150 MM74C Line to 1-Line Multiplexer

1-Mbit (128K x 8) Static RAM

DATA SHEET. HEF40193B MSI 4-bit up/down binary counter. For a complete data sheet, please also download: INTEGRATED CIRCUITS

Application Note 132. Introduction. Voice Video and Data Communications using a 2-Port Switch and Generic Bus Interface KSZ MQL/MVL

74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

HT1632C 32 8 &24 16 LED Driver

DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers

DS2187 Receive Line Interface

INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook

CD4027BMS. CMOS Dual J-K Master-Slave Flip-Flop. Pinout. Features. Functional Diagram. Applications. Description. December 1992

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

Link-65 MHz, +3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz

POWER-VOLTAGE MONITORING IC WITH WATCHDOG TIMER

HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

TEA1024/ TEA1124. Zero Voltage Switch with Fixed Ramp. Description. Features. Block Diagram

HI-3182, HI-3183, HI-3184 HI-3185, HI-3186, HI-3188

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

MIC4451/4452. General Description. Features. Applications. Functional Diagram V S. 12A-Peak Low-Side MOSFET Driver. Bipolar/CMOS/DMOS Process

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

LOW-VOLTAGE DUAL 1-OF-4 MULTIPLEXER/ DEMULTIPLEXER

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

LM386 Low Voltage Audio Power Amplifier

MM74C74 Dual D-Type Flip-Flop

ICS Pentium/Pro TM System Clock Chip. Integrated Circuit Systems, Inc. General Description. Pin Configuration.

DATA SHEET. TDA1518BQ 24 W BTL or 2 x 12 watt stereo car radio power amplifier INTEGRATED CIRCUITS

XR-T5683A PCM Line Interface Chip

DM74LS151 1-of-8 Line Data Selector/Multiplexer

How to Read a Datasheet

INTEGRATED CIRCUITS. NE558 Quad timer. Product data Supersedes data of 2001 Aug Feb 14

LTC Channel Analog Multiplexer with Serial Interface U DESCRIPTIO

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

CAT28C64B F R E E. 64K-Bit CMOS PARALLEL EEPROM L E A D FEATURES DESCRIPTION BLOCK DIAGRAM

Obsolete Product(s) - Obsolete Product(s)

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Transcription:

4-BIT PARALLEL-TO-SERIAL CONVERTER FEATURES DESCRIPTION On-chip clock 4 and 8 Extended 00E VEE range of 4.2V to 5.5V.6Gb/s typical data rate capability Differential clock and serial inputs VBB output for single-ended use Asynchronous data synchronization Mode select to expand to 8 bits Internal 75KΩ input pulldown resistors Fully compatible with Motorola MC0E/00E446 Available in 28-pin PLCC package PIN NAMES Pin Function, Differential Serial Data Input D0 D3 Parallel Data Input, Differential Serial Data Output, Differential Clock Input CL/4, CL/4 Differential 4 Clock Output CL/8, CL/8 Differential 8 Clock Output MODE Conversion Mode, 4-bit/8-bit SYNC Conversion Synchronizing Input VCCO VCC to Output The SY0/00E446 are integrated 4-bit parallel-toserial data converters. These devices are designed to operate for NRZ data rates of up to a minimum of.3gb/ s. The chips generate a divide-by-4 and a divide-by-8 clock for both 4-bit conversion and a two-chip 8-bit conversion function. The conversion sequence was chosen to convert the parallel data into a serial stream from bit D0 to D3. A serial input is provided to cascade two E446 devices for 8-bit conversion applications. The SYNC input will asynchronously reset the internal clock circuitry. This pin allows the user to reset the internal clock conversion unit and, thus, select the start of the conversion process. The MODE input is used to select the conversion mode of the device. With the MODE input LOW (or open) the device will function as a 4-bit converter. When the mode input is driven HIGH, the internal load clock will change on every eighth clock cycle, thus allowing for an 8-bit conversion scheme using two E446s. When cascaded in an 8-bit conversion scheme, the devices will not operate at the.3gb/s data rate of a single device. Refer to the applications section of this data sheet for more information on cascading the E446. For lower data rate applications, a VBB reference voltage is supplied for single-ended inputs. When operating at clock rates above 500MHz, differential input signals are recommended. For single-ended inputs, the VBB pin is tied to the inverting differential input and bypassed via a 0.0µF capacitor. The VBB provides the switching reference for the input differential amplifier. The VBB can also be used to AC couple an input signal. Rev.: F Amendment: /0 Issue Date: March 2006

PACKAGE/ORDERING INFORMATION D0 D D2 D3 MODE NC NC Ordering Information () Package Operating Package Lead Part Number Type Range Marking Finish VBB VEE SYNC 26 27 28 2 3 4 25 24 23 22 2 20 9 TOP VIEW PLCC J28-5 6 7 8 9 0 VCCO CL/8 CL/8 VCCO CL/4 CL/4 VCCO 8 7 6 5 4 3 2 NC NC VCC VCCO NC JC J28- Commercial JC Sn-Pb JCTR (2) J28- Commercial JC Sn-Pb JC J28- Commercial JC Sn-Pb JCTR (2) J28- Commercial JC Sn-Pb JZ (3) J28- Commercial JZ with Matte-Sn Pb-Free bar-line indicator Pb-Free JZTR (2, 3) J28- Commercial JZ with Matte-Sn Pb-Free bar-line indicator Pb-Free JZ (3) J28- Commercial JZ with Matte-Sn Pb-Free bar-line indicator Pb-Free 28-Pin PLCC (J28-) JZTR (2, 3) J28- Commercial JZ with Matte-Sn Pb-Free bar-line indicator Pb-Free Notes:. Contact factory for die availability. Dice are guaranteed at T A = 25 C, DC Electricals only. 2. Tape and Reel. 2

BLOCK DIAGRAM D3 0 D Q D2 0 D Q D 0 D Q D0 0 D Q MODE DELAY 4 0 8 CL/8 CL/8 R R CL/4 SYNC CL/4 VBB 3

TRUTH TABLE Mode L H Conversion 4-Bit 8-Bit DC ELECTRICAL CHARACTERISTICS VEE = VEE (Min.) to VEE (Max.); VCC = VCCO = GND TA = 0 C TA = +25 C TA = +85 C Symbol Parameter Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Unit Condition IIH Input HIGH Current 50 50 50 µa VOH Output HIGH Voltage V ( Only) 0E 020 790 980 760 90 670 ( Only) 00E 025 830 025 830 025 830 VBB Output Reference Voltage V 0E.38.27.35.25.3.9 00E.38.26.38.26.38.26 IEE Power Supply Current ma 0E 0 32 0 32 0 32 00E 0 32 0 32 27 52 Note:. The maximum VOH limit was relaxed from standard ECL due to the high frequency output design. All other outputs are specified with the standard 0E and 00E VOH levels. AC ELECTRICAL CHARACTERISTICS VEE = VEE (Min.) to VEE (Max.); VCC = VCCO = GND TA = 0 C TA = +25 C TA = +85 C Symbol Parameter Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Unit Condition fmax Max. Conversion Frequency.3.6.3.6.3.6 Gb/s NRZ tpd Propagation Delay to Output ps to 000 400 700 000 400 700 000 400 700 to CL/4 500 800 00 500 800 00 500 800 00 to CL/8 800 00 400 800 00 400 800 00 400 SYNC to CL/4, CL/8 500 800 00 500 800 00 500 800 00 ts Set-up Time ps 200 400 200 400 200 400 Dn 200 400 200 400 200 400 Mode 0 250 0 250 0 250 th Hold Time ps 750 550 750 550 750 550 Dn 800 600 800 600 800 600 Mode 500 300 500 300 500 300 trr Reset Recovery Time 500 200 500 200 500 200 ps tpw Minimum Pulse Width 400 400 400 ps, MR tr Rise/Fall Time ps 20 80% tf 00 225 350 00 225 350 00 225 350 Other 200 425 650 200 425 650 200 425 650 4

TIMING DIAGRAMS RESET D0 D0 D D D2 D2 D3 D3 CL/4 CL/8 Timing Diagram A. 4: Parallel-to-Serial Conversion 5

TIMING DIAGRAMS (CONTINUED) RESET D0 D0 D D D2 D2 D3 D3 D4(D0B) D4 D5(DB) D5 D6(D2B) D6 D7(D3B) D7 Timing Diagram B. 8: Parallel-to-Serial Conversion 6

APPLICATIONS INFORMATION The SY0E/00E446 are integrated 4: parallel-to-serial converters. The chips are designed to work with the E445 device to provide both transmission and receiving of a highspeed serial data path. The E446 can convert 4 bits of data into a.3gb/s NRZ data stream. The device features a SYNC input which allows the user to reset the internal clock circuitry and restart the conversion sequence (see Timing Diagram A). Note that is triggered by negative clock edges. The E446 features a differential serial input and internal divide-by-eight circuitry to facilitate the cascading of two devices to build an 8: multiplexer. Figure illustrates the architecture for an 8: multiplexer using two E446s (see Timing Diagram B). Notice the serial outputs () of the lower order converter feed the serial inputs of the higher order device. This feed through of the serial inputs bounds the upper end of the frequency of operation. The clock-toserial output propagation delay, plus the set-up time of the serial input pins, must fit into a single clock period for the cascade architecture to function properly. Using the worst case values for these two parameters from the data sheet, tpd to = 600ps and ts for = 200ps, yields a minimum period of 400ps or a clock frequency of 700MHz. The clock frequency is somewhat lower than that of a single converter. In order to increase this frequency, it is recommended that the clock edge feeding the E446A be delayed with respect to the E446B, as shown in Figure 2. Perhaps the easiest way to delay the second clock relative to the first is to take advantage of the differential clock inputs of the E446. By connecting the clock for E446A to the complimentary clock input pin, the device will clock a half a clock period after E446B (Figure 2). Utilizing this simple technique will raise the potential conversion frequency up to the maximum.3ghz of a stand-alone E446. E446B E446A SERIAL DATA D7 D6 D5 D4 PARALLEL DATA 400ps 200ps tpd to 600ps Figure. Cascaded 8: Converter Architecture 7

APPLICATIONS INFORMATION E446B E446A SERIAL DATA D7 D6 D5 D4 PARALLEL DATA.3GHz 770ps B A tpd to Figure 2. Extended Frequency 8: Converter Architecture 8

28-PIN PLCC (J28-) Rev. 03 MICREL, INC. 280 FORTUNE DRIVE SAN JOSE, CA 953 USA TEL + (408) 944-0800 FAX + (408) 474-000 WEB http://www.micrel.com The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer. Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser s use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser s own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale. 2006 Micrel, Incorporated. 9

Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Micrel: JZ JZ TR JZ TR JZ JZ-TR JZ-TR