Loop Stability Analysis Differential Opamp Simulation



Similar documents
Laboratory 4: Feedback and Compensation

Fully Differential CMOS Amplifier

Chapter 12: The Operational Amplifier

Op-Amp Simulation EE/CS 5720/6720. Read Chapter 5 in Johns & Martin before you begin this assignment.

Lab 7: Operational Amplifiers Part I

Operational Amplifier - IC 741

CHAPTER 10 OPERATIONAL-AMPLIFIER CIRCUITS

PIN CONFIGURATION FEATURES ORDERING INFORMATION ABSOLUTE MAXIMUM RATINGS. D, F, N Packages

Analysis and Design of High gain Low Power Fully Differential Gain- Boosted Folded-Cascode Op-amp with Settling time optimization

Design of a TL431-Based Controller for a Flyback Converter

OPERATIONAL AMPLIFIER

OPERATIONAL AMPLIFIERS. o/p

Digital to Analog Converter. Raghu Tumati


3.4 - BJT DIFFERENTIAL AMPLIFIERS

WHY DIFFERENTIAL? instruments connected to the circuit under test and results in V COMMON.

LM 358 Op Amp. If you have small signals and need a more useful reading we could amplify it using the op amp, this is commonly used in sensors.

LABORATORY 2 THE DIFFERENTIAL AMPLIFIER

Reading: HH Sections , (pgs , )

LM741. Single Operational Amplifier. Features. Description. Internal Block Diagram.

High Speed, Low Power Monolithic Op Amp AD847

High Common-Mode Rejection. Differential Line Receiver SSM2141. Fax: 781/ FUNCTIONAL BLOCK DIAGRAM FEATURES. High Common-Mode Rejection

How To Close The Loop On A Fully Differential Op Amp

Use and Application of Output Limiting Amplifiers (HFA1115, HFA1130, HFA1135)

SINGLE-SUPPLY OPERATION OF OPERATIONAL AMPLIFIERS

TS321 Low Power Single Operational Amplifier

AC : MEASUREMENT OF OP-AMP PARAMETERS USING VEC- TOR SIGNAL ANALYZERS IN UNDERGRADUATE LINEAR CIRCUITS LABORATORY

How To Calculate The Power Gain Of An Opamp

BJT Amplifier Circuits

MAS.836 HOW TO BIAS AN OP-AMP

Fig. 1 :Block diagram symbol of the operational amplifier. Characteristics ideal op-amp real op-amp

Frequency Response of Filters

BJT Amplifier Circuits

High Speed, Low Power Dual Op Amp AD827

Conversion Between Analog and Digital Signals

Chapter 8 Differential and Multistage Amplifiers. EE 3120 Microelectronics II

LF412 Low Offset Low Drift Dual JFET Input Operational Amplifier

Current vs. Voltage Feedback Amplifiers

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

Technical Note #3. Error Amplifier Design and Applications. Introduction

Transistor Amplifiers

Designing Stable Compensation Networks for Single Phase Voltage Mode Buck Regulators

Programmable-Gain Transimpedance Amplifiers Maximize Dynamic Range in Spectroscopy Systems

LM118/LM218/LM318 Operational Amplifiers

Precision Diode Rectifiers

*For stability of the feedback loop, the differential gain must vary as

30. Bode Plots. Introduction

Design of a Fully Differential Two-Stage CMOS Op-Amp for High Gain, High Bandwidth Applications

Building the AMP Amplifier

Power supply output voltages are dropping with each

OPERATIONAL AMPLIFIERS

DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION

Bipolar Transistor Amplifiers

Lab #9: AC Steady State Analysis

TL082 Wide Bandwidth Dual JFET Input Operational Amplifier

Laboratory Manual. ELEN-325 Electronics

Testing a power supply for line and load transients

School of Engineering Department of Electrical and Computer Engineering

Lecture 250 Measurement and Simulation of Op amps (3/28/10) Page 250-1

Analog Signal Conditioning

Rail-to-Rail, High Output Current Amplifier AD8397

Harmonics and Noise in Photovoltaic (PV) Inverter and the Mitigation Strategies

Understanding Power Impedance Supply for Optimum Decoupling

DESCRIPTIO. LT1226 Low Noise Very High Speed Operational Amplifier

Features. Ordering Information. * Underbar marking may not be to scale. Part Identification

Wide Bandwidth, Fast Settling Difet OPERATIONAL AMPLIFIER

Electronics. Discrete assembly of an operational amplifier as a transistor circuit. LD Physics Leaflets P

Chapter 6: From Digital-to-Analog and Back Again

Application Note SAW-Components

APPLICATION BULLETIN

LF442 Dual Low Power JFET Input Operational Amplifier

ELECTRICAL ENGINEERING

Description. 5k (10k) - + 5k (10k)

A true low voltage class-ab current mirror

Precision, Unity-Gain Differential Amplifier AMP03

11: AUDIO AMPLIFIER I. INTRODUCTION

A/D Converter based on Binary Search Algorithm

The Operational Amplfier Lab Guide

Loop Bandwidth and Clock Data Recovery (CDR) in Oscilloscope Measurements. Application Note

University of California, Berkeley Department of Electrical Engineering and Computer Sciences EE 105: Microelectronic Devices and Circuits

Lab 5 Operational Amplifiers

Buffer Op Amp to ADC Circuit Collection

isim ACTIVE FILTER DESIGNER NEW, VERY CAPABLE, MULTI-STAGE ACTIVE FILTER DESIGN TOOL

Cancellation of Load-Regulation in Low Drop-Out Regulators

PowerAmp Design. PowerAmp Design PAD135 COMPACT HIGH VOLATGE OP AMP

Basic Op Amp Circuits

DESIGNING high-performance analog circuits is becoming

Positive Feedback and Oscillators

Network analysis is a powerful and wellestablished

High Speed, Low Cost, Triple Op Amp ADA4861-3

ENEE 307 Electronic Circuit Design Laboratory Spring A. Iliadis Electrical Engineering Department University of Maryland College Park MD 20742

PLL frequency synthesizer

LM101A LM201A LM301A Operational Amplifiers

Pulse Width Modulation (PWM) LED Dimmer Circuit. Using a 555 Timer Chip

SIMULATIONS OF PARALLEL RESONANT CIRCUIT POWER ELECTRONICS COLORADO STATE UNIVERSITY

Physics 120 Lab 6: Field Effect Transistors - Ohmic region

ATE-A1 Testing Without Relays - Using Inductors to Compensate for Parasitic Capacitance

Op amp DC error characteristics and the effect on high-precision applications

OBJECTIVE QUESTIONS IN ANALOG ELECTRONICS

6.101 Final Project Report Class G Audio Amplifier

Transcription:

Department of Electrical and Computer Engineering Loop Stability Analysis Differential Opamp Simulation Vishal Saxena & Zhu Kehan Boise State University (vishalsaxena@boisestate.edu) Vishal Saxena -1-

Spectre STB Analysis The STB analysis linearizes the circuit about the DC operating point and computes the loop-gain, gain and phase margins (if the sweep variable is frequency), for a feedback loop or a gain device [1]. Refer to the Spectre Simulation Refrence [1] and [2] for details. Uses return ratio analysis method to calculate loop-gain and phase margin ([3, 4]). Vishal Saxena -2-

Example Single-ended Opamp Schematic Vishal Saxena -3-

STB Analysis Test Bench Pay attention to the iprobe component (from analoglib) Acts as a short for DC, but breaks the loop in stb analysis Place the probe at a point where it completely breaks (all) the loops. Vishal Saxena -4-

DC Annotation Annotating the node voltages and DC operating points of the devices helps debug the design Check device gds to see if its in triode or saturation regions Vishal Saxena -5-

Simulation Setup Always have dc analysis on for debugging purpose Vishal Saxena -6-

Bode Plot Setup Results Direct Plot Main Form Vishal Saxena -7-

Loop Response Bode Plots Here, f un =152.5 MHz, PM=41.8º Try to use the stb analysis while the circuit is in the desired feedback configuration Break the loop with realistic DC operating points Vishal Saxena -8-

Transient Step Response Test Bench Transient step-response verifies the closed-loop stability Use small as wells as large steps for characterization iprobe acts as a short (can remove it from transient sims) Vishal Saxena -9-

Small Step Response Observe the ringing (PM was 41º) Compensate more! Correlate small-step response with the open-loop frequency response for your understanding. Vishal Saxena -10-

Large Step Response Use large steps for large signal response Not captured by the small-signal analysis Note the slewing in the output here Vishal Saxena -11-

Fully-Differential Opamp Simulation Continuous-time CMFB Vishal Saxena -12-

CMDM Probe Located in library: AnalogLib cmdmprobe Variable CMDM = -1 measures differential mode response +1 measures common mode response In IC615, diffstbprobe is available which handles unbalanced differential circuits better than the cmdmprobe. More information on the differential probes and the STB analysis algorithm can be found in [4]. Vishal Saxena -13-

Fully Differential Circuit Analysis Use CMDM probe for differential analysis [1, 3] Placement of the CMDM probe should break the differential as well the common-mode loops. Vishal Saxena -14-

Fully Differential Circuit Analysis Method1 For internal loops, isolate those loops individually and perform STB analysis Ensure overall DC feedback for accurate biasing and that all loops are compensated CMDM 1 measures only the first-stage CM response CMDM 2 measures overall DM response and second-stage CM response Vishal Saxena -15-

Fully Differential Circuit Analysis Method2 cmdmprobes placed outside DM loop, only in CMFB loops CMDM 1 measures only the first-stage CM response CMDM 2 measures only the second-stage CM response But need another CMDM probe to measure DM loop stability Results match with iprobe results very well. Vishal Saxena -16-

Fully Differential Opamp Schematic Two-stage fully differential opamp Class AB output stage for large voltage swing With individual CMFB. 1st stage CMFB compensated Vishal Saxena Vishal and Venkatesh Saxena Acharya -17-

STB Analysis Using Method 1 Be noted that the nulling resistors should be connected before the inputs of cmdmprobe in the 1 st CMFB loop, or it will generate incorrect results. Vishal Saxena Vishal and Venkatesh Saxena Acharya -18-

STB Analysis Using Method 2 Need one extra cmdmprobe to measure DM loop comparing to method 1. Vishal Saxena Vishal and Venkatesh Saxena Acharya -19-

DM Loop Bode Plots M1&M2 Differential Mode loop gain and phase margin plots Same results obtained by using Method 1 and Method 2 Vishal Saxena -20-

1 st Stage CMFB Loop Bode Plots Method 1 Method 2 Vishal Saxena -21-

2 nd Stage CMFB Loop Bode Plots Method 1 Method 2 Vishal Saxena -22-

Simulation Setup Use previous oppt (operating point) in the stb analysis Vishal Saxena -23-

Bode Plot Setup Results Direct Plot Main Form Vishal Saxena -24-

DM Transient Unity- gain inverting amplifier transient response with a 200mV differential step (rise/fall time=0.1ns, pulse with=100ns) Vishal Saxena -25-

CM Transient Unity- gain inverting amplifier transient response with a 100mV common mode step (rise/fall time=0.1ns, pulse with=100ns) Vishal Saxena -26-

Fully-Differential Opamp Simulation Switched-capacitor CMFB Vishal Saxena -27-

Switched Capacitor CMFB Simulation 2-stage Class AB output Opamp Individual SC-CMFB Vishal Saxena -28-

PSTB Analysis Using Method 1 PSTB analysis is essential for sampled circuit Vishal Saxena Vishal and Venkatesh Saxena Acharya -29-

Simulation Setup---PSS We can only set the number of harmonics to 0 by choosing Shooting method tstab parameter can be obtained by tran analysis first Vishal Saxena -30-

PSS Accuracy suggestions Go to Simulation Options Analog Main in the ADE window to setup tolerance options accordingly. If the frequency of periodic small signal analyses followed by PSS is high (e.g. 1G), the maxacfreq parameter (optionsaccuracy) of the PSS can be used to specify the highest frequency, otherwise, the frequency analysis in PAC maybe truncated. Vishal Saxena -31-

PSS Time Plot Results Direct Plot Main Form X-axis scale range is 1/sampling clock frequency Vishal Saxena -32-

PSTB Setup PSTB is always followed by PSS Vishal Saxena -33-

PSTB Plot Results Direct Plot Main Form Vishal Saxena -34-

DM Loop Bode Plots Resistive feedback Capacitive feedback Vishal Saxena -35-

1 st Stage CMFB Loop Bode Plots Resistive feedback Capacitive feedback Vishal Saxena -36-

2 nd Stage CMFB Loop Bode Plots Resistive feedback Capacitive feedback Vishal Saxena -37-

Summary of pstb analysis Vishal Saxena Vishal and Venkatesh Saxena Acharya -38-

Resistive Feedback DM Transient Unity- gain inverting amplifier transient response with a 200mV differential step (rise/fall time=0.1ns, pulse with=200ns) Vishal Saxena -39-

Resistive Feedback CM Transient Unity- gain inverting amplifier transient response with a 100mV common mode step (rise/fall time=0.1ns, pulse with=200ns) Vishal Saxena -40-

Sample-Hold Configuration Ideal switches with on resistance of 1kΩ Vishal Saxena -41-

Sample-Hold Transient Response DM and CM outputs waveforms when fin=1/4 MHz, fs=5mhz Vishal Saxena -42-

Sample-Hold Transient Response DM and CM outputs waveforms when fin=11/4 MHz, fs=5mhz Vishal Saxena -43-

References [1] Spectre User Simulation Guide, pages 160-165 [2] M. Tian, V. Viswanathan, J. Hangtan, K. Kundert, Striving for Small-Signal Stability: Loop-based and Device-based Algorithms for Stability Analysis of Linear Analog Circuits in the Frequency Domain, Circuits and Devices, Jan 2001. [3] P. R. Gray, P. J. Hurst, S. H. Lewis, R. G. Meyer, Analog and Design of Analog Integrated Circuits, 4th Ed., Wiley, 2010. [4] F. Wiedmann, Loop gain simulation, Online: https://sites.google.com/site/frankwiedmann/loopgain Vishal Saxena -44-