MOS (metal-oxidesemiconductor) 李 2003/12/19



Similar documents
CHAPTER 10 Fundamentals of the Metal Oxide Semiconductor Field Effect Transistor

Solid State Detectors = Semi-Conductor based Detectors

Solar Photovoltaic (PV) Cells

The MOSFET Transistor

Fabrication and Characterization of N- and P-Type a-si:h Thin Film Transistors

Semiconductor doping. Si solar Cell

MOS Capacitor CHAPTER OBJECTIVES

CONTENTS. Preface Energy bands of a crystal (intuitive approach)

Sheet Resistance = R (L/W) = R N L

Chapter 5. Second Edition ( 2001 McGraw-Hill) 5.6 Doped GaAs. Solution

Crystalline solids. A solid crystal consists of different atoms arranged in a periodic structure.

EDC Lesson 12: Transistor and FET Characteristics EDCLesson12- ", Raj Kamal, 1

An analytical gate tunneling current model for MOSFETs

SMA Compound Semiconductors Lecture 2 - Metal-Semiconductor Junctions - Outline Introduction

The Physics of Energy sources Renewable sources of energy. Solar Energy

Implementation Of High-k/Metal Gates In High-Volume Manufacturing

Bending, Forming and Flexing Printed Circuits

ELEC 3908, Physical Electronics, Lecture 15. BJT Structure and Fabrication

LAB IV. SILICON DIODE CHARACTERISTICS

Semiconductors, diodes, transistors

Conductivity of silicon can be changed several orders of magnitude by introducing impurity atoms in silicon crystal lattice.

Field Effect Transistors

Fabrication and Characterization of Schottky Diode

Supercapacitors. Advantages Power density Recycle ability Environmentally friendly Safe Light weight

Photolithography. Class: Figure Various ways in which dust particles can interfere with photomask patterns.

Etching Etch Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference between

FUNDAMENTAL PROPERTIES OF SOLAR CELLS

Project 2B Building a Solar Cell (2): Solar Cell Performance

High Open Circuit Voltage of MQW Amorphous Silicon Photovoltaic Structures

Field-Effect (FET) transistors

Solar Cell Parameters and Equivalent Circuit

Matter, Materials, Crystal Structure and Bonding. Chris J. Pickard

Junction FETs. FETs. Enhancement Not Possible. n p n p n p

UNIT I: INTRFERENCE & DIFFRACTION Div. B Div. D Div. F INTRFERENCE

High Rate Oxide Deposition onto Web by Reactive Sputtering from Rotatable Magnetrons

Application Notes FREQUENCY LINEAR TUNING VARACTORS FREQUENCY LINEAR TUNING VARACTORS THE DEFINITION OF S (RELATIVE SENSITIVITY)

Ultra-High Density Phase-Change Storage and Memory

Winbond W971GG6JB-25 1 Gbit DDR2 SDRAM 65 nm CMOS DRAM Process

Electric Field Mapping Lab 3. Precautions

Coating Technology: Evaporation Vs Sputtering

Evaluation of the Surface State Using Charge Pumping Methods

Understanding the p-n Junction by Dr. Alistair Sproul Senior Lecturer in Photovoltaics The Key Centre for Photovoltaic Engineering, UNSW

Nanotechnologies for the Integrated Circuits

Introduction to VLSI Fabrication Technologies. Emanuele Baravelli

Characteristics of blocking voltage for power 4H-SiC BJTs with mesa edge termination

BJT Ebers-Moll Model and SPICE MOSFET model

Silicon Sensors for CMS Tracker at High-Luminosity Environment - Challenges in particle detection -

Lecture 030 DSM CMOS Technology (3/24/10) Page 030-1

Tobias Märkl. November 16, 2009

Exam 2 Practice Problems Part 1 Solutions

Chapter 2 The Study on Polycrystalline Pentacene Thin Film Transistors

SFxxx-S PID Test Report (Potential Induced Degradation) TUV Rheinland Japan. ARC Product Management Ver. 1

Characteristic curves of a solar cell

OLED display. Ying Cao

3. Diodes and Diode Circuits. 3. Diodes and Diode Circuits TLT-8016 Basic Analog Circuits 2005/2006 1

AN3022. Establishing the Minimum Reverse Bias for a PIN Diode in a High-Power Switch. 1. Introduction. Rev. V2

Chapter 7: Polarization

Theory of Transistors and Other Semiconductor Devices

Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle

Fig6-22 CB configuration. Z i [6-54] Z o [6-55] A v [6-56] Assuming R E >> r e. A i [6-57]

PARTICLE SIMULATION ON MULTIPLE DUST LAYERS OF COULOMB CLOUD IN CATHODE SHEATH EDGE

A Remote Plasma Sputter Process for High Rate Web Coating of Low Temperature Plastic Film with High Quality Thin Film Metals and Insulators

Computer Simulations of Edge Effects in a Small-Area Mesa N-P Junction Diode

Gamma and X-Ray Detection

Measurement of Capacitance

FEATURE ARTICLE. Figure 1: Current vs. Forward Voltage Curves for Silicon Schottky Diodes with High, Medium, Low and ZBD Barrier Heights

Silicon-On-Glass MEMS. Design. Handbook

XI / PHYSICS FLUIDS IN MOTION 11/PA

Transistor Characteristics and Single Transistor Amplifier Sept. 8, 1997

Observation of Long Transients in the Electrical Characterization of Thin Film BST Capacitors

Looking at Capacitors

Use of Carbon Nanoparticles for the Flexible Circuits Industry

Wafer Manufacturing. Reading Assignments: Plummer, Chap 3.1~3.4

Peltier Application Note


An organic semiconductor is an organic compound that possesses similar

CO2005: Electronics I (FET) Electronics I, Neamen 3th Ed. 1

Chapter 6. Current and Resistance

Development of New Inkjet Head Applying MEMS Technology and Thin Film Actuator

Power Resistor for Mounting onto a Heatsink Thick Film Technology

Physics 623 Transistor Characteristics and Single Transistor Amplifier Sept. 13, 2006

Bipolar Junction Transistor Basics

Solid-State Physics: The Theory of Semiconductors (Ch ) SteveSekula, 30 March 2010 (created 29 March 2010)

Electromagnetism Laws and Equations

HW6 Solutions Notice numbers may change randomly in your assignments and you may have to recalculate solutions for your specific case.

Modeling the Characteristics of a High-k HfO 2 -Ta 2 O 5 Capacitor in Verilog-A

Diode Circuits. Operating in the Reverse Breakdown region. (Zener Diode)

Special-Purpose Diodes

Data Sheet. Nationstar LED

Measuring Silicon and Germanium Band Gaps using Diode Thermometers

A Potentiometric Analysis of Fluoride Ion in Toothpaste

Formation of solids from solutions and melts

ENEE 313, Spr 09 Midterm II Solution

Here we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices.

Optical Hyperdoping: Transforming Semiconductor Band Structure for Solar Energy Harvesting

Quartz Glass. Tubes and Rods

APPLICATION NOTES: Dimming InGaN LED

Transcription:

MOS (metal-oxidesemiconductor) 李 2003/12/19

Outline Structure Ideal MOS The surface depletion region Ideal MOS curves The SiO 2 -Si MOS diode (real case)

Structure A basic MOS consisting of three layers. The top layer is a conductive metal electrode, the middle layer is an insulator of glass or silicon dioxide, and the bottom layer is another conductive electrode made out of crystal silicon. This layer is a semiconductor whose conductivity changes with either doping or temperature.

Structure Cross-section of an MOS diode d is the thickness of the oxide and V is the applied voltage on the metal field plate V>(<)0 metal plate is positively (negatively) biased with respect to the ohmic contact

Ideal MOS A. at zero applied bias, the energy difference between the metal work function q m and the semiconductor work function q s is zero (in other words, the energy band is flat called flat band condition ) B. the only charges that exit in the diode under any biasing condition are those in the semiconductor and those with equal but opposite sign on the metal surface adjacent to the oxide C. there is no carrier transport through the oxide under dc biasing conditions, or the resistivity of the oxide is infinite

Ideal MOS

Ideal MOS When an ideal MOS diode is biased with positive or negative voltages, three case may exist at the semiconductor surface A. accumulation B. depletion C. inversion

Accumulation V<0 excess + carrier will be induced at the SiO 2 -Si interface Bands near the semiconductor surface are bent upward Charge distribution Qs=lQml (Qs + charge per unit area in the semiconductor)

depletion V>0 Bands near the semiconductor surface are bent downward and the major carriers (holes) are depleted Charge distribution Qsc=-qN A W (space charge per unit area) W (width of depletion region)

inversion Larger +V is applied Ei cross over the Fermi level Electrons is greater than holes Weak and strong inversion (electron concentration in interface equal to the substrate doping level) After this point additional e in the n-type inversion layer(1~10nm)

The surface depletion region

The surface depletion region We can use q to replace E and get this eq At the surface

The surface depletion region

Prove the depletion region width By using the one dimensional Poisson s equation s (x) is the charge density per unit volume at position x and s is the dielectric permittivity when the semiconductor is depleted to a width of W and the charge within the semiconductor is given by s =-qn A integration of Poisson s equation we get the electrostatic potential distribution as a function of distance x in the surface depletion region

Prove the depletion region width When strong inversion occurs n s =N A n s =n i e q(s-b)/kt N A =n i e qb/kt From we can get the max width of the surface depletion region W m is

The relationship between W and N A

Ideal MOS curves

Ideal MOS curves 1.C=C o 2. 3.Threshold voltage

The SiO 2 -Si MOS diode In real case there are some difference between the ideal MOS a. the work function difference b. interface traps and oxide charges

The work function difference Flat-band voltage (V FB = ms )

Interface traps and oxide charges Interface-trapped charge Fixed-oxide charge Oxide-trapped charge Mobile ionic charge

Interface-trapped charge Q it It is due to the SiO 2 -Si interface properties and dependent on the chemical composition of this interface The interface trap density is orientation dependent for example in <100>orientation the interface trap density is about an order of magnitude smaller than that in <111>orientation 450 hydrogen annealing the value of Interface-trapped charges for <100>orientation silicon can be as low as 10 10 cm -2

Fixed-oxide charge Q f the fixed-oxide charge is located within approximately 3 nm of the SiO 2 -Si interface.this charge is fixed and cannot be charged or discharged over a wide variation of surface potential. Generally, Q f is positive and depends on oxidation and annealing conditions and on silicon orientation It has been suggested that when the oxidation is stopped, some ionic silicon is left near the interface. It may result in the positive interface charge Q f Typical fixed-oxide charge densities for a carefully treated SiO 2 -Si interface system are about 10 10 cm -2 for a <100>surface and about 5x 10 10 cm -2 for a <111>surface

Oxide-trapped charge Q ot Oxide-trapped charge are associated with defect in the silicon dioxide. These charges can be created, for example, by X-ray radiation or high energy electron bombardment the trap are distributed inside the oxide layer. Most of process-related oxidetrapped charge can be removed by low-temperature annealing

Mobile ionic charge Q m The mobile ionic charges Q m, such as sodium or other alkali ion are mobile within the oxide under raisetemperature (e.g.>100) and highelectric field operation It may cause stability problem in device

Effect of a fixed oxide charge and interface traps on the C-V characteristics of an MOS diode