A Dynamic Fault Classification Scheme
|
|
|
- Alaina Kelly
- 10 years ago
- Views:
Transcription
1 A Dynamic Fault Classification Scheme Bernhard Fechner FernUniversität in Hagen Universitätsstraße Hagen Tel.: Fax.: ABSTRACT: In this paper, we introduce a novel and simple fault rate classification scheme in hardware. It is based on the well-known threshold scheme, counting ticks between faults. The innovation is to introduce variable threshold values for the classification of fault rates and a fixed threshold for permanent faults. In combination with field data obtained from 9728 processors of a SGI Altix 4700 computing system, a proposal for the frequency-over-time behavior of faults results, experimentally justifying the assumption of dynamic and fixed threshold values. A pattern matching classifies the fault rate behavior over time. From the behavior a prediction is made. Software simulations show that fault rates can be forecast with 98 % accuracy. The scheme is able to adapt to and diagnose sudden changes of the fault rate, e.g. a spacecraft passing a radiation emitting celestial body. By using this scheme, fault-coverage and performance can be dynamically adjusted during runtime. For validation, the scheme is implemented by using different design styles, namely Field Programmable Gate Arrays (FPGAs) and standard-cells. Different design styles were chosen to cover different economic demands. From the implementation, characteristics like the length of the critical path, capacity and area consumption result. 1 INTRODUCTION The performance requirements of modern microprocessors have increased proportionally to their growing number of applications. This led to an increase of clock frequencies up to 4.7 GHz (2007) and to an integration density of less than 45 nm (2007). The Semiconductor Industry Association roadmap forecasts a minimum feature size of 14 nm [6] until Below 90 nm a serious issue occurs at sea level, before only known from aerospace applications [1]: the increasing probability that neutrons cause Single-Event Upsets in memory elements [1][3]. The measurable radiation on sea level consists of up to 92 % neutrons from outer space [2]. The peak value is neutrons/cm 2 /h [4]. Figure 1 shows the number of neutron impacts per hour per square centimeter for Kiel, Germany (data from [5]). Number of neutron impacts Time in hours Figure 1: Number of neutron impacts per hour for Kiel, Germany (2007)
2 This work deals with the handling of faults after they have been detected (fault diagnosis). We do not use the fault rate for the classification of fault types such as transient, intermittent or permanent faults. We classify the current fault rate and forecast its development. On this basis the performance and fault coverage can be dynamically adjusted during runtime. We call this scheme History Voting. The rest of this work is organized as follows: in Section 2, we present and discuss observations on fault rates in real-life systems. In Section 3, we discuss related work. Section 4 introduces History Voting. We seamlessly extend the scheme to support multiple operating units used in multicore or multithreaded systems. The scheme was modeled in software and its behavior simulated under the influence of faults. Section 5 presents experimental results and resource demands from standard-cell and FPGA (Field Programmable Gate Array)- implementations. Section 6 concludes the paper. 2 OBSERVATIONS Figure 2 shows the number of transient single bit errors (x-axis) for 193 systems and the number of systems which shows faulty behavior (y-axis) over 16 months [7]. For many systems the number of faults is small. Few systems encounter an increased fault rate. From this, intermittent or permanent faults can be concluded. Number of systems Figure 3 shows the daily number of transient single bit memory errors for a single system [7]. The faults within the first seven months were identified as transient. The first burst of faults appears at the beginning of month eleven, leading to the assessment of intermittent faults. Number of faults May Jul-99 1-Sep Nov- 99 Figure 3: Number of daily transient single bit errors of a single system Actual data is depicted in Figure 4. Here, the number of detected faults (y-axis) in the main memory and caches of all 19 partitions for the SGI Altix 4700 installation at the Leibniz computing center (Technical University of Munich) [8] is shown. The data was gained from the system abstraction layer (salinfo). In the observation interval ( , x-axis) two permanent faults in Partition 3 and 13 can be recognized, since we have a massive increase of errors (y-axis). If permanent faults would be concluded from a history, they would be recognized too late, leading to a massive occurrence of side-effects. For the detection of permanent faults, the fault rate in the observation interval alone is relevant. In partitions 2, 5, 9, 10 and 14, an increase of the fault rate before a massive fault appearance can be depicted. As much as a sudden growth, a decrease of the fault rate can be observed. 1-Jan-00 1-Mar May Jul-00 Number of transient faults Figure 2: Number of transient errors for 193 systems
3 From [7] further properties of intermittent faults can be derived which help to classify these faults: a repeated manifestation at the same location and that they occur in bursts. Naturally, intermittent and permanent faults and can be recovered by re- placing the faulty component. 3 RELATED WORK A state-comparator detects faults in a duplex- system. For three or more results or states a ma- state, being able to mask a fault. Besides majority voting many other selection criteria exist [17]. The classification of faults from their frequency was jority voter is used for the selection of a correct done in early IBM mainframes. One example is the automated fault diagnosis in the IBM 3081 [14]. In [10] an analysiss of faults over time is used to fore- faults. The ES/ /9000 Series, model 900 [15] im- plements a retry and threshold mechanism to tole- rate transient faults and classify fault types. In [12] the fault rate is used to construct groups of faults. cast and separate permanent from intermittent Detailed logs from IBM 3081 and CYPER-sys stems help to detect similarities and permanent faults. In [16] the history of detected faults within a NMRsystem is used to identify the faultiest module. The offline dispersion frame mechanism by Lin and Siewiorek [ 11] diagnoses faults in a Unix-type filesystem. The heuristic is based on the observa- e..g. the two-in-one rule which generates a warning if two faults occur within an hour. Similar is the tion of faults over time. Different rules are derived, approach from Mongardi [13]. Here, two errors in two consecutive cycles within a unit lead to the interpretationn of a permanent fault. In [9] the α- count mechanism is developed. It permits to model the above-named and additional variants. Faults are weighted. A greaterr weight is assigned to rewith cent faults. Additionally, a unit is weighted the value α. Faults are classified, but intermittent and permanent faults are not differentiated. Latif- a Shabgahi and Bennett [16] develop and analyze flexible majority voter for TMR-systems. From the history of faults the most reliable module is deter- mined. In [18] the processor that will probably fail Figure 4: Field data for the SGI Altix 47000
4 in the future is determined from the list of processors which took part in a redundant execution scheme. Therefore, processors are assigned weights. Like [9] we separate between techniques which incur interference from outside and mechanisms based on algorithms. The latter are used in this work. 4 DIAGNOSIS AND PREDICTION From the mentioned work and the observations, we can conclude that a classification of faults is possible by measuring the time between them. The limits for a classification are fluent, since the application, technology and circuit will determine the frequency of faults. History Voting for redundant (structural and temporal) systems classifies fault rates during runtime. It predicts if the fault rate will increase. Based on this forecast, the performance of a system can be dynamically adjusted if the prediction has a certain quality. We hereby exclude the possibility that the system performance is decreased unreasonable due to a false prediction. A trust γ is assigned to units. These can be e.g. the components of a NMRsystem, the cores in a multicore system or threading units in a multithreaded system. If the trust is zero, a faulty unit can be identified. An additional innovation is to dynamically adjust the threshold values to the fault scenario. From this we can exclude a false detection of a permanent fault on an unexpected high fault rate, e. g. the bypass flight of a space probe on a radiation emitting celestial body. 4.1 Adjustment of threshold values All related works from above use fixed threshold limits for the classification of fault types. This assumption only matches an environment where the fault rate is known. To flexibly classify the fault rate we introduce three threshold variables: ϕ ι, ϕ τ and ϕ π. These represent the upper borders for the rate of permanent (ϕ π ), intermittent (ϕ ι ) and transient faults (ϕ τ ). After a reset the variables are set to known maximum values of the expected fault scenario. For security and from the observations, ϕ π is set to a fixed value and is not dynamically adjusted. A counter Δ i is needed to measure the time (in cycles) between faults. In the fault-free case, Δ i is increased every cycle, else the trend of the fault rate is classified by the function i(a,b), defined by: { } i : 0,1 0 if ϕι <Δ( a, b) ϕτ and iab (, ): = 1 if ϕπ <Δ( a, b) ϕι Δ : with Δ ( ab, ): = a b. Table 1 shows the coding of i(a,b) and the consequence on the trust (γ). γ>> represents the bitwise shifting of value γ to the right, γ++ an increase of value γ. If a fault cannot be tolerated, the trust is decremented until the minimum (null) is reached. Table 1: Coding of fault rates Coding i(a,b) Fault rate Consequence 0 Normal γ++ 1 Increase γ>> History Voting consists of two parts: 1. Adjustment of threshold values to the operating environment 2. Prediction of the fault rate and calculation of trust and prediction quality If Δ i is substantially greater than, this could mean that the diagnose unit does not respond. In this case, tests should be carried out to prevent further faulty behavior.
5 4.2 Forecast of fault rates, calculation of trust and prediction quality A further observation is that a fault-tolerant system which does not know its past cannot express if a transient or intermittent (e.g. through frequent usage of a faulty component) fault occurred. Thus, it cannot predict these faults and cannot derive the system behavior over time. Therefore, we include a small memory (the history). The history holds the last three fault rates interpreted by i(a,b). For a prediction, neuronal nets or methods like branch prediction can be used. However, these methods are costly regarding time and area. We use a simple pattern matching depicted in Table 2. Here, the predicted fault rate and a symbolic representation are shown. For a time-efficient implementation, the history is limited in size. Three recent fault rates are considered. If the prediction matches the current fault rate development, the prediction quality η is increased, else decremented. Here, also the field data from Figure 4 was taken into account. The symbols are shown in Table 3. Table 2: History and forecasted fault rates H[1][2][3] Fault rate Prediction Symbol γ i ϕ τ ϕ ι ϕ π η υ Δ i H[i] Entries Prediction Predict Table 3: Symbols (History Voting) Description Trust of unit i Upper threshold: normal fault rate Mid-threshold: increased fault rate Lower (fixed) threshold: permanent fault Quality of prediction If η>υ, trust can be adjusted (quality-threshold) Value of cycle-counter when detecting fault i Entry i in the history Maximal number of entries in the history Prediction of the fault rate from the history (s. Figure 5) Pattern matching to forecast the fault (s. Figure 5) Figure 5 shows the algorithm for the calculation of trust, the prediction and its quality. First, we test if an irreparable internal (IN- TFAULT) or external fault (EXTFAULT) was signaled. If so, the fail-safe mode must be initiated. If no such fault occurred, the cycle counter Δ i is increased. If a fault is detected (INT-/ and EX- TFAULT are excluded here), the forecasted fault rate i(a,b) is entered into the history H. Over Predict, a prediction (Prediction) is made. The last fault rate is compared with the current one. If the prediction is correct, η is increased. Else it will be decremented until the minimum is reached. Only if η>υ the prediction can modify the trust γ and thus the system behavior. The more dense faults occur in time, the less trust a unit gets. The greater the trust, the higher the probability of a correct execution. A slow in- or decrease of the fault rate signals a change within the operating environment and threshold values are modified. Δ i 1, the last distance of faults in time will be compared with the actual Δ. If the elevation or decrease is over 50 % i (( Δ i > ( Δ i 1 >> 1) ),( i ( i 1 1) ) Δ Δ >> ), we have a sudden change of the fault rate and threshold values will not be adjusted.
6 Figure 5: Calculation of trust and prediction Two possibilities to signal permanent internal faults exist: The trust γ i in unit i is less than the value p t (slow degradation, not shown in Figure 5) Δ i is less than threshold ϕ π (sudden increase) Hereby, we assume that no unit permanently locks resources, since then the trust of other units will decrease disproportionately EXPERIMENTAL RESULTS To judge the mechanism, it was modeled in software. Figure 6 shows the successful adjustment of threshold values (fault rate λ=10-5 ). The distance of faults in time, the threshold values and the accuracy are shown (from top to bottom: ϕ τ, ϕ ι, ϕ π and accuracy in %). We purposely chose nearly equal (difference 100 cycles) starting values for ϕ ι and ϕ τ, since we wanted to show the flexibility of the mechanism. We see how the fault rate is framed by threshold values. Threshold ϕ π is set to a value where a permanent fault can be ascertained (100 cycles) Faults over Time Figure 6: Successful adjustment of threshold values In the beginning, the accuracy is low due to the initial values of ϕ τ and ϕ ι but evening out at about 98 %. If these values are correctly initialized, the accuracy would have been 100 %. Table 4 shows the resource demands for History Voting (FPGA, Xilinx Virtex-e XCV1000).
7 Table 4: Resource demands (FPGA) Place and route Critical path (ns) Energy consumption (at 200 MHz) ma mw 1,8 V voltage supply Area Slices 188 Slice-FFs Input LUTs 233 IOBs 4 Gate Count 3661 Table 5 shows the resource demands for History Voting for a standard-cell design by using a 130 nm, 6 metal layer CMOS technology. Table 5: Resource demands (standard-cell) 6 CONCLUSION Place and route Critical path (ps) 3308 Area (λ 2 ) 1175 x 1200 Transistors 5784 Capacity (pf) 8.8 In this work we presented a novel fault classification scheme in hardware. Apart from other schemes, the developed History Voting classifies the fault rate behavior over time. From this, a prediction is made. Only if the prediction quality exceeds a known value, the trust in units can be adjusted. From the implementations a proof of concept is made. From the results, we see that the scheme is relatively slow. Since faults apart from permanent ones occur seldom in time, this will not appeal against the scheme. It will easily fit even on small FPGAs. For the scheme, many application areas exist. Depending on the size of the final implementation, it could be implemented as an additional unit on a space probe, adjusting the system behavior during the flight. Another application area are large-scale systems, equipped with application specific FPGAs e.g. to boost the performance of cryptographic applications. Here, the scheme could be implemented to adjust the performance of a node, e.g. identify faulty cores using their trust or automatically generate warnings if a certain fault rate is reached. REFERENCES [1] E. Normand. Single-Event Upset at Ground Level. IEEE Trans. on Nuclear Science, vol. 43, no. 6, part 1, p , [2] T. Karnik et al. Characterization of Soft Errors caused by Single- Event Upsets in CMOS Processes. IEEE Trans. on Dependable and Secure Computing, vol. 1, no. 2, p , [3] R. Baumann, E. Smith. Neutron-induced boron fission as a major source of soft errors in deep submicron SRAM devices. In Proc. of the 38 th Int l. Reliability Physics Symp., p , [4] F. L. Kastensmidt, L. Carro, R. Reis. Fault-tolerance Techniques for SRAM-based FPGAs. Springer-Verlag, ISBN , [5] National Geophysical Data Center (NGDC). Cosmic Ray Neutron Monitor (Kiel). ftp://ftp.ngdc.noaa.gov/stp/solar_data/cosmic_rays/kiel.07. Revision 12/2007/ cited [6] The International Technology Roadmap for Semiconductors (ITRS). Front End Processes edition/ cited [7] C. Constantinescu. Trends and Challenges in VLSI Circuit Reliability. IEEE Micro, vol. 23, no. 4, p.14-19, [8] M. Brehm, R. Bader, R. Ebner, Leibniz-Rechenzentrum (LRZ) der Bayerischen Akademie der Wissenschaften, Hardware Description of HLRB II, Revision / cited [9] A. Bondavalli, et al. Threshold-Based Mechanisms to Discriminate Transient from Intermittent faults. IEEE Trans. on Computers, vol. 49, no. 3, p , [10] M. M. Tsao, D. P. Siewiorek. Trend Analysis on System Error Files. In Proc. of the 13 th Int'l Symp. on fault-tolerant Computing (FTCS- 13), p , [11] T.-T. Y. Lin, D. P. Siewiorek. Error Log Analysis: Statistical Modeling and Heuristic Trend Analysis. IEEE Trans. on Reliability, vol. 39, p , [12] R. K. Iyer et al. Automatic Recognition of Intermittent Failures: An Experimental Study of Field Data. IEEE Trans. on Computers, vol. 39, no. 4, p , [13] G. Mongardi. Dependable Computing for Railway Control Systems. In Proc. of the 3 rd Dependable Computing for Critical Applications (DCCA-3), p , [14] N. N. Tendolkar, R. L. Swann. Automated Diagnostic Methodology for the IBM 3081 Processor Complex. IBM Journal of Research and Development, vol. 26, p.78-88, [15] L. Spainhower et al. Design for fault-tolerance in System ES/9000 Model 900. In Proc. of the 22 nd Int'l Symp. Fault-Tolerant Computing (FTCS-22), p.38-47, [16] G. Latif-Shabgahi, P. Bennett. Adaptive Majority Voter: A Novel Voting Algorithm for Real-Time fault-tolerant Control Systems. In Proc. of the 25 th Euromicro Conference, vol. 2, p.2113ff, [17] J. M. Bass, G. Latif-Shabgahi, P. Bennett. Experimental Comparison of Voting Algorithms in Cases of Disagreement. In Proc. of the 23 rd Euromicro Conference, p , [18] P. Agrawal. Fault Tolerance in Multiprocessor Systems without Dedicated Redundancy. IEEE Trans. on Computers, vol. 37, no. 3, p , 1988.
How To Fix A 3 Bit Error In Data From A Data Point To A Bit Code (Data Point) With A Power Source (Data Source) And A Power Cell (Power Source)
FPGA IMPLEMENTATION OF 4D-PARITY BASED DATA CODING TECHNIQUE Vijay Tawar 1, Rajani Gupta 2 1 Student, KNPCST, Hoshangabad Road, Misrod, Bhopal, Pin no.462047 2 Head of Department (EC), KNPCST, Hoshangabad
FAULT TOLERANCE FOR MULTIPROCESSOR SYSTEMS VIA TIME REDUNDANT TASK SCHEDULING
FAULT TOLERANCE FOR MULTIPROCESSOR SYSTEMS VIA TIME REDUNDANT TASK SCHEDULING Hussain Al-Asaad and Alireza Sarvi Department of Electrical & Computer Engineering University of California Davis, CA, U.S.A.
ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT
216 ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT *P.Nirmalkumar, **J.Raja Paul Perinbam, @S.Ravi and #B.Rajan *Research Scholar,
DESIGN CHALLENGES OF TECHNOLOGY SCALING
DESIGN CHALLENGES OF TECHNOLOGY SCALING IS PROCESS TECHNOLOGY MEETING THE GOALS PREDICTED BY SCALING THEORY? AN ANALYSIS OF MICROPROCESSOR PERFORMANCE, TRANSISTOR DENSITY, AND POWER TRENDS THROUGH SUCCESSIVE
Verification of Triple Modular Redundancy (TMR) Insertion for Reliable and Trusted Systems
Verification of Triple Modular Redundancy (TMR) Insertion for Reliable and Trusted Systems Melanie Berg 1, Kenneth LaBel 2 1.AS&D in support of NASA/GSFC [email protected] 2. NASA/GSFC [email protected]
Introduction to Cloud Computing
Introduction to Cloud Computing Parallel Processing I 15 319, spring 2010 7 th Lecture, Feb 2 nd Majd F. Sakr Lecture Motivation Concurrency and why? Different flavors of parallel computing Get the basic
Reconfigurable Architecture Requirements for Co-Designed Virtual Machines
Reconfigurable Architecture Requirements for Co-Designed Virtual Machines Kenneth B. Kent University of New Brunswick Faculty of Computer Science Fredericton, New Brunswick, Canada [email protected] Micaela Serra
VLSI Design Verification and Testing
VLSI Design Verification and Testing Instructor Chintan Patel (Contact using email: [email protected]). Text Michael L. Bushnell and Vishwani D. Agrawal, Essentials of Electronic Testing, for Digital,
PFP Technology White Paper
PFP Technology White Paper Summary PFP Cybersecurity solution is an intrusion detection solution based on observing tiny patterns on the processor power consumption. PFP is capable of detecting intrusions
Automatized Fault Attack Emulation for Penetration Testing
Automatized Fault Attack Emulation for Penetration Testing Johannes Grinschgl 1, Thomas Aichinger 3, Armin Krieg 1, Christian Steger 1, Reinhold Weiss 1, Holger Bock 2, Josef Haid 2 1, Graz University
A PC-BASED TIME INTERVAL COUNTER WITH 200 PS RESOLUTION
35'th Annual Precise Time and Time Interval (PTTI) Systems and Applications Meeting San Diego, December 2-4, 2003 A PC-BASED TIME INTERVAL COUNTER WITH 200 PS RESOLUTION Józef Kalisz and Ryszard Szplet
Embedded Systems Lecture 9: Reliability & Fault Tolerance. Björn Franke University of Edinburgh
Embedded Systems Lecture 9: Reliability & Fault Tolerance Björn Franke University of Edinburgh Overview Definitions System Reliability Fault Tolerance Sources and Detection of Errors Stage Error Sources
1. Memory technology & Hierarchy
1. Memory technology & Hierarchy RAM types Advances in Computer Architecture Andy D. Pimentel Memory wall Memory wall = divergence between CPU and RAM speed We can increase bandwidth by introducing concurrency
7a. System-on-chip design and prototyping platforms
7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit
Implementation of Full -Parallelism AES Encryption and Decryption
Implementation of Full -Parallelism AES Encryption and Decryption M.Anto Merline M.E-Commuication Systems, ECE Department K.Ramakrishnan College of Engineering-Samayapuram, Trichy. Abstract-Advanced Encryption
Extended Boundary Scan Test breaching the analog ban. Marcel Swinnen, teamleader test engineering
Extended Boundary Scan Test breaching the analog ban Marcel Swinnen, teamleader test engineering 11-11-2014 2 zero-defect quality impossible to produce zero-defect boards early involvement services (Design
Wireless Sensor Network Performance Monitoring
Wireless Sensor Network Performance Monitoring Yaqoob J. Al-raisi & David J. Parish High Speed Networks Group Loughborough University MSN Coseners 12-13th 13th July 2007 Overview The problem we are trying
SRAM Scaling Limit: Its Circuit & Architecture Solutions
SRAM Scaling Limit: Its Circuit & Architecture Solutions Nam Sung Kim, Ph.D. Assistant Professor Department of Electrical and Computer Engineering University of Wisconsin - Madison SRAM VCC min Challenges
Design and Analysis of Parallel AES Encryption and Decryption Algorithm for Multi Processor Arrays
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue, Ver. III (Jan - Feb. 205), PP 0- e-issn: 239 4200, p-issn No. : 239 497 www.iosrjournals.org Design and Analysis of Parallel AES
Static-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology
Static-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology Nahid Rahman Department of electronics and communication FET-MITS (Deemed university), Lakshmangarh, India B. P. Singh Department
Secured Embedded Many-Core Accelerator for Big Data Processing
Secured Embedded Many- Accelerator for Big Data Processing Amey Kulkarni PhD Candidate Advisor: Professor Tinoosh Mohsenin Energy Efficient High Performance Computing (EEHPC) Lab University of Maryland,
Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications
Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications TRIPTI SHARMA, K. G. SHARMA, B. P. SINGH, NEHA ARORA Electronics & Communication Department MITS Deemed University,
FAULT-TOLERANT COMPUTING
This document contains 3087 words. FAULT-TOLERANT COMPUTING For articles on related subjects see ERROR-CORRECTING CODE; and ERRORS. Fault-tolerant computing is the art and science of building computing
Agenda. Michele Taliercio, Il circuito Integrato, Novembre 2001
Agenda Introduzione Il mercato Dal circuito integrato al System on a Chip (SoC) La progettazione di un SoC La tecnologia Una fabbrica di circuiti integrati 28 How to handle complexity G The engineering
Low-resolution Image Processing based on FPGA
Abstract Research Journal of Recent Sciences ISSN 2277-2502. Low-resolution Image Processing based on FPGA Mahshid Aghania Kiau, Islamic Azad university of Karaj, IRAN Available online at: www.isca.in,
Simulation and Analysis of Parameter Identification Techniques for Induction Motor Drive
International Journal of Electronic and Electrical Engineering. ISSN 0974-2174 Volume 7, Number 10 (2014), pp. 1027-1035 International Research Publication House http://www.irphouse.com Simulation and
STUDY AND SIMULATION OF A DISTRIBUTED REAL-TIME FAULT-TOLERANCE WEB MONITORING SYSTEM
STUDY AND SIMULATION OF A DISTRIBUTED REAL-TIME FAULT-TOLERANCE WEB MONITORING SYSTEM Albert M. K. Cheng, Shaohong Fang Department of Computer Science University of Houston Houston, TX, 77204, USA http://www.cs.uh.edu
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
TRUE SINGLE PHASE CLOCKING BASED FLIP-FLOP DESIGN
TRUE SINGLE PHASE CLOCKING BASED FLIP-FLOP DESIGN USING DIFFERENT FOUNDRIES Priyanka Sharma 1 and Rajesh Mehra 2 1 ME student, Department of E.C.E, NITTTR, Chandigarh, India 2 Associate Professor, Department
S4000TH HART. HART Communication Manual
HART Communication Manual The information and technical data disclosed in this document may be used and disseminated only for the purposes and to the extent specifically authorized in writing by General
Using a Failure Modes, Effects and Diagnostic Analysis (FMEDA) to Measure Diagnostic Coverage in Programmable Electronic Systems.
Using a Failure Modes, Effects and Diagnostic Analysis (FMEDA) to Measure Diagnostic Coverage in Programmable Electronic Systems. Dr. William M. Goble exida.com, 42 Short Rd., Perkasie, PA 18944 Eindhoven
Power Reduction Techniques in the SoC Clock Network. Clock Power
Power Reduction Techniques in the SoC Network Low Power Design for SoCs ASIC Tutorial SoC.1 Power Why clock power is important/large» Generally the signal with the highest frequency» Typically drives a
An On-chip Security Monitoring Solution For System Clock For Low Cost Devices
An On-chip Security Monitoring Solution For System Clock For Low Cost Devices Frank Vater Innovations for High Performance Microelectronics Im Technologiepark 25 15236 Frankfurt (Oder), Germany [email protected]
International Journal of Electronics and Computer Science Engineering 1482
International Journal of Electronics and Computer Science Engineering 1482 Available Online at www.ijecse.org ISSN- 2277-1956 Behavioral Analysis of Different ALU Architectures G.V.V.S.R.Krishna Assistant
Model-Based Synthesis of High- Speed Serial-Link Transmitter Designs
Model-Based Synthesis of High- Speed Serial-Link Transmitter Designs Ikchan Jang 1, Soyeon Joo 1, SoYoung Kim 1, Jintae Kim 2, 1 College of Information and Communication Engineering, Sungkyunkwan University,
Area 3: Analog and Digital Electronics. D.A. Johns
Area 3: Analog and Digital Electronics D.A. Johns 1 1970 2012 Tech Advancements Everything but Electronics: Roughly factor of 2 improvement Cars and airplanes: 70% more fuel efficient Materials: up to
Radiation effects on space electronics. Jan Kenneth Bekkeng, University of Oslo - Department of Physics
Radiation effects on space electronics Jan Kenneth Bekkeng, University of Oslo - Department of Physics Background The presence of radiation in space causes effects in electronic devices. The effects range
SOCWIRE: A SPACEWIRE INSPIRED FAULT TOLERANT NETWORK-ON-CHIP FOR RECONFIGURABLE SYSTEM-ON-CHIP DESIGNS
SOCWIRE: A SPACEWIRE INSPIRED FAULT TOLERANT NETWORK-ON-CHIP FOR RECONFIGURABLE SYSTEM-ON-CHIP DESIGNS IN SPACE APPLICATIONS Session: Networks and Protocols Long Paper B. Osterloh, H. Michalik, B. Fiethe
find model parameters, to validate models, and to develop inputs for models. c 1994 Raj Jain 7.1
Monitors Monitor: A tool used to observe the activities on a system. Usage: A system programmer may use a monitor to improve software performance. Find frequently used segments of the software. A systems
Token-ring local area network management
Token-ring local area network management by BARBARA J. DON CARLOS IBM Corporation Research Triangle Park, North Carolina ABSTRACT This paper describes an architecture for managing a token-ring local area
Harmonics and Noise in Photovoltaic (PV) Inverter and the Mitigation Strategies
Soonwook Hong, Ph. D. Michael Zuercher Martinson Harmonics and Noise in Photovoltaic (PV) Inverter and the Mitigation Strategies 1. Introduction PV inverters use semiconductor devices to transform the
Yaffs NAND Flash Failure Mitigation
Yaffs NAND Flash Failure Mitigation Charles Manning 2012-03-07 NAND flash is one of very few types of electronic device which are knowingly shipped with errors and are expected to generate further errors
Chapter 10 Troubleshooting
Chapter 10 Troubleshooting This chapter explains how you can troubleshoot a specific problem, such as abnormal LED activity or no system power, when you power up the router. Topic Page Diagnosing Problems
CHAPTER 5 FINITE STATE MACHINE FOR LOOKUP ENGINE
CHAPTER 5 71 FINITE STATE MACHINE FOR LOOKUP ENGINE 5.1 INTRODUCTION Finite State Machines (FSMs) are important components of digital systems. Therefore, techniques for area efficiency and fast implementation
White Paper FPGA Performance Benchmarking Methodology
White Paper Introduction This paper presents a rigorous methodology for benchmarking the capabilities of an FPGA family. The goal of benchmarking is to compare the results for one FPGA family versus another
MultiPARTES. Virtualization on Heterogeneous Multicore Platforms. 2012/7/18 Slides by TU Wien, UPV, fentiss, UPM
MultiPARTES Virtualization on Heterogeneous Multicore Platforms 2012/7/18 Slides by TU Wien, UPV, fentiss, UPM Contents Analysis of scheduling approaches Virtualization of devices Dealing with heterogeneous
Load Balancing in Distributed Data Base and Distributed Computing System
Load Balancing in Distributed Data Base and Distributed Computing System Lovely Arya Research Scholar Dravidian University KUPPAM, ANDHRA PRADESH Abstract With a distributed system, data can be located
Digital Signal Controller Based Automatic Transfer Switch
Digital Signal Controller Based Automatic Transfer Switch by Venkat Anant Senior Staff Applications Engineer Freescale Semiconductor, Inc. Abstract: An automatic transfer switch (ATS) enables backup generators,
System Aware Cyber Security
System Aware Cyber Security Application of Dynamic System Models and State Estimation Technology to the Cyber Security of Physical Systems Barry M. Horowitz, Kate Pierce University of Virginia April, 2012
I. General Database Server Performance Information. Knowledge Base Article. Database Server Performance Best Practices Guide
Knowledge Base Article Database Server Performance Best Practices Guide Article ID: NA-0500-0025 Publish Date: 23 Mar 2015 Article Status: Article Type: Required Action: Approved General Product Technical
GETTING STARTED WITH LABVIEW POINT-BY-POINT VIS
USER GUIDE GETTING STARTED WITH LABVIEW POINT-BY-POINT VIS Contents Using the LabVIEW Point-By-Point VI Libraries... 2 Initializing Point-By-Point VIs... 3 Frequently Asked Questions... 5 What Are the
Multiagent Reputation Management to Achieve Robust Software Using Redundancy
Multiagent Reputation Management to Achieve Robust Software Using Redundancy Rajesh Turlapati and Michael N. Huhns Center for Information Technology, University of South Carolina Columbia, SC 29208 {turlapat,huhns}@engr.sc.edu
Design of Remote data acquisition system based on Internet of Things
, pp.32-36 http://dx.doi.org/10.14257/astl.214.79.07 Design of Remote data acquisition system based on Internet of Things NIU Ling Zhou Kou Normal University, Zhoukou 466001,China; [email protected]
Study on Differential Protection of Transmission Line Using Wireless Communication
Study on Differential Protection of Transmission Line Using Wireless Communication George John.P 1, Agna Prince 2, Akhila.K.K 3, Guy Marcel 4, Harikrishnan.P 5 Professor, Dept. of EEE, MA Engineering College,
IMPLEMENTATION OF FPGA CARD IN CONTENT FILTERING SOLUTIONS FOR SECURING COMPUTER NETWORKS. Received May 2010; accepted July 2010
ICIC Express Letters Part B: Applications ICIC International c 2010 ISSN 2185-2766 Volume 1, Number 1, September 2010 pp. 71 76 IMPLEMENTATION OF FPGA CARD IN CONTENT FILTERING SOLUTIONS FOR SECURING COMPUTER
Architectural Level Power Consumption of Network on Chip. Presenter: YUAN Zheng
Architectural Level Power Consumption of Network Presenter: YUAN Zheng Why Architectural Low Power Design? High-speed and large volume communication among different parts on a chip Problem: Power consumption
Fault Modeling. Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults. Transistor faults Summary
Fault Modeling Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults Single stuck-at faults Fault equivalence Fault dominance and checkpoint theorem Classes of stuck-at
ISSCC 2003 / SESSION 13 / 40Gb/s COMMUNICATION ICS / PAPER 13.7
ISSCC 2003 / SESSION 13 / 40Gb/s COMMUNICATION ICS / PAPER 13.7 13.7 A 40Gb/s Clock and Data Recovery Circuit in 0.18µm CMOS Technology Jri Lee, Behzad Razavi University of California, Los Angeles, CA
NAND Flash FAQ. Eureka Technology. apn5_87. NAND Flash FAQ
What is NAND Flash? What is the major difference between NAND Flash and other Memory? Structural differences between NAND Flash and NOR Flash What does NAND Flash controller do? How to send command to
EMC Expert System for Architecture Design
EMC Expert System for Architecture Design EMC Expert System for Architecture Design Marcel van Doorn [email protected] Philips Electromagnetics Competence Center High Tech Campus 26, 5656 AE
Failure Data Analysis of a LAN of Windows NT Based Computers
Failure Data Analysis of a LAN of Windows NT Based Computers M. Kalyanakrishnam, Z. Kalbarczyk, R. Iyer Center for Reliable and High-Performance Computing University of Illinois at Urbana-Champaign 1308
Design of a High Speed Communications Link Using Field Programmable Gate Arrays
Customer-Authored Application Note AC103 Design of a High Speed Communications Link Using Field Programmable Gate Arrays Amy Lovelace, Technical Staff Engineer Alcatel Network Systems Introduction A communication
Hardware Implementation of Improved Adaptive NoC Router with Flit Flow History based Load Balancing Selection Strategy
Hardware Implementation of Improved Adaptive NoC Rer with Flit Flow History based Load Balancing Selection Strategy Parag Parandkar 1, Sumant Katiyal 2, Geetesh Kwatra 3 1,3 Research Scholar, School of
Tolerating Multiple Faults in Multistage Interconnection Networks with Minimal Extra Stages
998 IEEE TRANSACTIONS ON COMPUTERS, VOL. 49, NO. 9, SEPTEMBER 2000 Tolerating Multiple Faults in Multistage Interconnection Networks with Minimal Extra Stages Chenggong Charles Fan, Student Member, IEEE,
FPGA Implementation of Boolean Neural Networks using UML
FPGA Implementation of Boolean Neural Networks using UML Roman Kohut,, Bernd Steinbach, Dominik Fröhlich Freiberg University of Mining and Technology Institute of Computer Science Freiberg (Sachs), Germany
Value Paper Author: Edgar C. Ramirez. Diverse redundancy used in SIS technology to achieve higher safety integrity
Value Paper Author: Edgar C. Ramirez Diverse redundancy used in SIS technology to achieve higher safety integrity Diverse redundancy used in SIS technology to achieve higher safety integrity Abstract SIS
Reconfigurable System-on-Chip Design
Reconfigurable System-on-Chip Design MITCHELL MYJAK Senior Research Engineer Pacific Northwest National Laboratory PNNL-SA-93202 31 January 2013 1 About Me Biography BSEE, University of Portland, 2002
A RDT-Based Interconnection Network for Scalable Network-on-Chip Designs
A RDT-Based Interconnection Network for Scalable Network-on-Chip Designs ang u, Mei ang, ulu ang, and ingtao Jiang Dept. of Computer Science Nankai University Tianjing, 300071, China [email protected],
Spacecraft Computer Systems. Colonel John E. Keesee
Spacecraft Computer Systems Colonel John E. Keesee Overview Spacecraft data processing requires microcomputers and interfaces that are functionally similar to desktop systems However, space systems require:
8 Gbps CMOS interface for parallel fiber-optic interconnects
8 Gbps CMOS interface for parallel fiberoptic interconnects Barton Sano, Bindu Madhavan and A. F. J. Levi Department of Electrical Engineering University of Southern California Los Angeles, California
Hands-On Microsoft Windows Server 2008
Hands-On Microsoft Windows Server 2008 Chapter 9 Server and Network Monitoring Objectives Understand the importance of server monitoring Monitor server services and solve problems with services Use Task
SureSense Software Suite Overview
SureSense Software Overview Eliminate Failures, Increase Reliability and Safety, Reduce Costs and Predict Remaining Useful Life for Critical Assets Using SureSense and Health Monitoring Software What SureSense
Development of the Fabry-Perot Spectrometer Application. Kathryn Browne Code 587
Development of the Fabry-Perot Spectrometer Application Kathryn Browne Code 587 1 Overview Fabry-Perot Spectrometer (FPS) Conclusion 2 Overview Fabry-Perot Spectrometer (FPS) Conclusion 3 SpaceCube Radiation
A New, High-Performance, Low-Power, Floating-Point Embedded Processor for Scientific Computing and DSP Applications
1 A New, High-Performance, Low-Power, Floating-Point Embedded Processor for Scientific Computing and DSP Applications Simon McIntosh-Smith Director of Architecture 2 Multi-Threaded Array Processing Architecture
Operating Systems 4 th Class
Operating Systems 4 th Class Lecture 1 Operating Systems Operating systems are essential part of any computer system. Therefore, a course in operating systems is an essential part of any computer science
Power Management in Cloud Computing using Green Algorithm. -Kushal Mehta COP 6087 University of Central Florida
Power Management in Cloud Computing using Green Algorithm -Kushal Mehta COP 6087 University of Central Florida Motivation Global warming is the greatest environmental challenge today which is caused by
FPGA-based Multithreading for In-Memory Hash Joins
FPGA-based Multithreading for In-Memory Hash Joins Robert J. Halstead, Ildar Absalyamov, Walid A. Najjar, Vassilis J. Tsotras University of California, Riverside Outline Background What are FPGAs Multithreaded
Benefits of multi-core, time-critical, high volume, real-time data analysis for trading and risk management
SOLUTION B L U EPRINT FINANCIAL SERVICES Benefits of multi-core, time-critical, high volume, real-time data analysis for trading and risk management Industry Financial Services Business Challenge Ultra
Driving force. What future software needs. Potential research topics
Improving Software Robustness and Efficiency Driving force Processor core clock speed reach practical limit ~4GHz (power issue) Percentage of sustainable # of active transistors decrease; Increase in #
Log-Likelihood Ratio-based Relay Selection Algorithm in Wireless Network
Recent Advances in Electrical Engineering and Electronic Devices Log-Likelihood Ratio-based Relay Selection Algorithm in Wireless Network Ahmed El-Mahdy and Ahmed Walid Faculty of Information Engineering
FPGA-based MapReduce Framework for Machine Learning
FPGA-based MapReduce Framework for Machine Learning Bo WANG 1, Yi SHAN 1, Jing YAN 2, Yu WANG 1, Ningyi XU 2, Huangzhong YANG 1 1 Department of Electronic Engineering Tsinghua University, Beijing, China
Implementation and Design of AES S-Box on FPGA
International Journal of Research in Engineering and Science (IJRES) ISSN (Online): 232-9364, ISSN (Print): 232-9356 Volume 3 Issue ǁ Jan. 25 ǁ PP.9-4 Implementation and Design of AES S-Box on FPGA Chandrasekhar
Attaining EDF Task Scheduling with O(1) Time Complexity
Attaining EDF Task Scheduling with O(1) Time Complexity Verber Domen University of Maribor, Faculty of Electrical Engineering and Computer Sciences, Maribor, Slovenia (e-mail: [email protected]) Abstract:
VIBROCONTROL 4000. Sensitive Machine Monitoring
VIBROCONTROL 4000 Sensitive Machine Monitoring Reliable Machine Protection with VIBROCONTROL 4000 Brüel & Kjaer Vibro has for many years been one of the leading manufacturers of machine protection systems.
Introduction to Digital System Design
Introduction to Digital System Design Chapter 1 1 Outline 1. Why Digital? 2. Device Technologies 3. System Representation 4. Abstraction 5. Development Tasks 6. Development Flow Chapter 1 2 1. Why Digital
Interference Analysis
Application Note Interference Analysis JD7105A Base Station Analyzer / JD7106A RF Analyzer Introduction This document presents an overview of signal interference in RF wireless networks as well as a brief
Programming Matters. MLC NAND Reliability and Best Practices for Data Retention. Data I/O Corporation. Anthony Ambrose President & CEO
Programming Matters MLC NAND Reliability and Best Practices for Data Retention Data I/O Corporation Anthony Ambrose President & CEO Flash Memory Summit 2013 Santa Clara, CA 1 Executive Summary As Process
Design and analysis of flip flops for low power clocking system
Design and analysis of flip flops for low power clocking system Gabariyala sabadini.c PG Scholar, VLSI design, Department of ECE,PSNA college of Engg and Tech, Dindigul,India. Jeya priyanka.p PG Scholar,
Achieving Nanosecond Latency Between Applications with IPC Shared Memory Messaging
Achieving Nanosecond Latency Between Applications with IPC Shared Memory Messaging In some markets and scenarios where competitive advantage is all about speed, speed is measured in micro- and even nano-seconds.
Computer Architecture
Computer Architecture Slide Sets WS 2013/2014 Prof. Dr. Uwe Brinkschulte M.Sc. Benjamin Betting Part 11 Memory Management Computer Architecture Part 11 page 1 of 44 Prof. Dr. Uwe Brinkschulte, M.Sc. Benjamin
