Package Information Datasheet for Mature Altera Devices
|
|
|
- Felicity Warren
- 7 years ago
- Views:
Transcription
1 Packag Information Datasht for Matur Altra Dvics DS-PKG-16.8 This datasht provids packag and thrmal rsistanc information for matur Altra dvics. Packag information includs th ordring cod rfrnc, packag acronym, ladfram matrial, lad finish (plating), JEDEC outlin rfrnc, lad coplanarity, wight, moistur snsitivity lvl, and othr spcial information. Th thrmal rsistanc information includs dvic pin count, packag nam, and rsistanc valus. This datasht includs th following sctions: Dvic and Packag Cross Rfrnc on pag 1 Thrmal Rsistanc on pag 23 Packag Outlins on pag 44 f f f For mor packag and thrmal rsistanc information about Altra dvics that ar not listd in this datasht, rfr to th Packag and Thrmal Rsistanc pag of th Altra wbsit. For information about trays, tubs, and dry packs, rfr to AN 71: Guidlins for Handling J-Lad, QFP, and BGA Dvics. RoHS-compliant dvics ar compatibl with ladd-rflow tmpraturs. For mor information, rfr to Altra s RoHS-Compliant Dvics litratur pag. Dvic and Packag Cross Rfrnc Tabl 2 through Tabl 22 lists th dvic, packag typ, and numbr of pins for ach Altra dvic listd in this datasht. Altra dvics listd in this datasht ar availabl in th following packags: Ball-Grid Array (BGA) Cramic Pin-Grid Array (PGA) FinLin BGA (FBGA) Hybrid FinLin BGA (HBGA) Plastic Dual In-Lin Packag (PDIP) Plastic Enhancd Quad Flat Pack (EQFP) Plastic J-Lad Chip Carrir (PLCC) Plastic Quad Flat Pack (PQFP) Powr Quad Flat Pack (RQFP) Thin Quad Flat Pack (TQFP) Ultra FinLin BGA (UBGA) Dcmbr 2011 Altra Corporation Packag Information Datasht for Matur Altra Dvics
2 2 Packag Information Datasht for Matur Altra Dvics Dvic and Packag Cross Rfrnc Tabl 1 lists th Altra dvics and th associatd tabl locations. Tabl 1. Matur Altra Dvic and Packag Cross Rfrnc Altra Dvic Tabl locations Arria sris FPGAs Arria GX Dvics: Tabl 2 on pag 3 Stratix Stratix II Dvics: Tabl 3 on pag 3 sris FPGAs Stratix Dvics: Tabl 4 on pag 5 Cyclon Cyclon II Dvics: Tabl 5 on pag 7 sris FPGAs Cyclon Dvics: Tabl 6 on pag 8 MAX 9000 Dvics: Tabl 7 on pag 8 MAX sris CPLDs MAX 7000 Dvics: Tabl 8 on pag 9 MAX 3000A Dvics: Tabl 9 on pag 10 HardCopy II Dvics: Tabl 10 on pag 11 HardCopy sris ASICs HardCopy Dvics: Tabl 11 on pag 11 HardCopy APEX Dvics: Tabl 12 on pag 12 APEX II Dvics: Tabl 13 on pag 13 APEX 20KE Dvics: Tabl 14 on pag 13 APEX sris FPGAs APEX 20KC Dvics: Tabl 15 on pag 15 APEX 20K Dvics: Tabl 16 on pag 15 ACEX 1K FPGAs ACEX 1K Dvics: Tabl 17 on pag 16 Mrcury FPGAs Mrcury Dvics: Tabl 18 on pag 17 FLEX 10KA Dvics: Tabl 19 on pag 17 FLEX sris FPGAs FLEX 10KS Dvics: Tabl 20 on pag 18 FLEX 10KE Dvics: Tabl 21 on pag 18 Excalibur FPGAs Excalibur Dvics: Tabl 22 on pag 21 Configuration dvics Configuration Dvics: Tabl 23 on pag 22 Enhancd configuration dvics Enhancd Configuration Dvics: Tabl 24 on pag 22 Packag Information Datasht for Matur Altra Dvics Dcmbr 2011 Altra Corporation
3 Packag Information Datasht for Matur Altra Dvics 3 Dvic and Packag Cross Rfrnc Arria GX Dvics Tabl 2 lists th dvic nam, packag typ, and numbr of pins for th Arria GX dvic family. 1 Th packag typ ntris with Option # rfr to instancs whr multipl packag options xist for a givn packag typ and pin count. Th option numbr idntifis th spcific typ usd by th corrsponding dvic dnsity. Stratix II Dvics Tabl 2. Arria GX Dvics Dvic Packag Pins EP1AGX20 EP1AGX35 EP1AGX50 EP1AGX60 EP1AGX90 Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl- Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Channl Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Channl Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Tabl 3 lists th dvic nam, packag typ, and numbr of pins for th Stratix II dvic family. 1 Th packag typ ntris with Option # rfr to instancs whr multipl packag options xist for a givn packag typ and pin count. Th option numbr idntifis th spcific typ usd by th corrsponding dvic dnsity. Tabl 3. Stratix II Dvics (Part 1 of 2) Dvic Packag Pins EP2S15 Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option 4 Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dcmbr 2011 Altra Corporation Packag Information Datasht for Matur Altra Dvics
4 4 Packag Information Datasht for Matur Altra Dvics Dvic and Packag Cross Rfrnc Tabl 3. Stratix II Dvics (Part 2 of 2) Dvic Packag Pins EP2S30 EP2S60 EP2S90 EP2S130 EP2S180 EP2SGX30 EP2SGX60 EP2SGX90 EP2SGX130 Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, option Channl Lid: HBGA, Flip Chip 484 Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Channl Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Packag Information Datasht for Matur Altra Dvics Dcmbr 2011 Altra Corporation
5 Packag Information Datasht for Matur Altra Dvics 5 Dvic and Packag Cross Rfrnc Stratix Dvics Tabl 4 lists th dvic nam, packag typ, and numbr of pins for th Stratix dvic family. 1 Th packag typ ntris with Option # rfr to instancs whr multipl packag options xist for a givn packag typ and pin count. Th option numbr idntifis th spcific typ usd by th corrsponding dvic dnsity. Tabl 4. Stratix Dvics (Part 1 of 2) Dvic Packag Pins EP1SGX10 EP1SGX25 EP1SGX40 EP1S10 EP1S20 EP1S25 EP1S30 Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option BGA, Wir Bond 672 FBGA, Wir Bond, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option BGA, Wir Bond 672 FBGA, Wir Bond, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option BGA, Wir Bond 672 FBGA, Wir Bond, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: BGA, Flip Chip, Option 1 Singl-Pic Lid: BGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dcmbr 2011 Altra Corporation Packag Information Datasht for Matur Altra Dvics
6 6 Packag Information Datasht for Matur Altra Dvics Dvic and Packag Cross Rfrnc Tabl 4. Stratix Dvics (Part 2 of 2) Dvic Packag Pins EP1S40 EP1S60 EP1S80 Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: BGA, Flip Chip, Option 1 Singl-Pic Lid: BGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: BGA, Flip Chip, Option 1 Singl-Pic Lid: BGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: BGA, Flip Chip, Option 1 Singl-Pic Lid: BGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option 1 Singl-Pic Lid: FBGA, Flip Chip, Option Packag Information Datasht for Matur Altra Dvics Dcmbr 2011 Altra Corporation
7 Packag Information Datasht for Matur Altra Dvics 7 Dvic and Packag Cross Rfrnc Cyclon II Dvics Tabl 5 lists th dvic nam, packag typ, and numbr of pins for th Cyclon II dvic family. 1 Th packag typ ntris with Option # rfr to instancs whr multipl packag options xist for a givn packag typ and pin count. Th option numbr idntifis th spcific typ usd by th corrsponding dvic dnsity. Tabl 5. Cyclon II Dvics Dvic Packag Pins TQFP, Wir Bond 144 EP2C5 PQFP, Wir Bond 208 FBGA, Wir Bond, Option 2, Thin 256 TQFP, Wir Bond 144 EP2C8 PQFP, Wir Bond 208 FBGA, Wir Bond, Option 2, Thin 256 EP2C8A FBGA, Wir Bond, Option 2, Thin 256 EP2C15A FBGA, Wir Bond, Option 2, Thin 256 FBGA, Wir Bond, A: PQFP, Wir Bond 240 EP2C20 FBGA, Wir Bond, Option 2, Thin 256 FBGA, Wir Bond, A: EP2C20A FBGA, Wir Bond, Option 2, Thin 256 FBGA, Wir Bond, A: FBGA, Wir Bond, A: EP2C35 UBGA, Wir Bond 484 FBGA, Wir Bond, A: FBGA, Wir Bond, A: EP2C50 UBGA, Wir Bond 484 FBGA, Wir Bond, A: EP2C70 FBGA, Wir Bond, A: FBGA, Wir Bond, A: Dcmbr 2011 Altra Corporation Packag Information Datasht for Matur Altra Dvics
8 8 Packag Information Datasht for Matur Altra Dvics Dvic and Packag Cross Rfrnc Cyclon Dvics Tabl 6 lists th dvic nam, packag typ, and numbr of pins for th Cyclon dvic family. 1 Th packag typ ntris with Option # rfr to instancs whr multipl packag options xist for a givn packag typ and pin count. Th option numbr idntifis th spcific typ usd by th corrsponding dvic dnsity. MAX 9000 Dvics MAX 7000 Dvics Tabl 6. Cyclon Dvics Dvic Packag Pins EP1C3 EP1C4 EP1C6 EP1C12 EP1C20 TQFP, Wir Bond 100 TQFP, Wir Bond 144 FBGA, Wir Bond, Option FBGA, Wir Bond 400 TQFP, Wir Bond 144 PQFP, Wir Bond 240 FBGA, Wir Bond, Option PQFP, Wir Bond 240 FBGA, Wir Bond, Option FBGA, Wir Bond, Option FBGA, Wir Bond, Option FBGA, Wir Bond 400 Tabl 7 lists th dvic nam, packag typ, and numbr of pins for th MAX 9000 dvic family. Tabl 7. MAX 9000 Dvics Dvic Packag Pins EPM9320 BGA, Wir Bond 356 EPM9320A BGA, Wir Bond 356 EPM9560 BGA, Wir Bond 356 Tabl 8 lists th dvic nam, packag typ, and numbr of pins for th MAX 7000 dvic family. 1 Th packag typ ntris with Option # rfr to instancs whr multipl packag options xist for a givn packag typ and pin count. Th option numbr idntifis th spcific typ usd by th corrsponding dvic dnsity. Packag Information Datasht for Matur Altra Dvics Dcmbr 2011 Altra Corporation
9 Packag Information Datasht for Matur Altra Dvics 9 Dvic and Packag Cross Rfrnc Tabl 8. MAX 7000 Dvics (Part 1 of 2) Dvic Packag Pins PLCC, Wir Bond 44 EPM7032B TQFP, Wir Bond 44 UBGA, Wir Bond 49 TQFP, Wir Bond 44 EPM7064B UBGA, Wir Bond 49 FBGA, Wir Bond, Option TQFP, Wir Bond 100 UBGA, Wir Bond 49 TQFP, Wir Bond 100 EPM7128B FBGA, Wir Bond, Option TQFP, Wir Bond 144 UBGA, Wir Bond 169 FBGA, Wir Bond, Option TQFP, Wir Bond 100 TQFP, Wir Bond 144 EPM7256B UBGA, Wir Bond 169 PQFP, Wir Bond 208 FBGA, Wir Bond, Option TQFP, Wir Bond 144 UBGA, Wir Bond 169 EPM7512B PQFP, Wir Bond 208 FBGA, Wir Bond, Option BGA, Wir Bond, Option EPM7032AE PLCC, Wir Bond 44 TQFP, Wir Bond 44 PLCC, Wir Bond 44 UBGA, Wir Bond 49 EPM7064AE FBGA, Wir Bond, Option TQFP, Wir Bond 44 TQFP, Wir Bond 100 FBGA, Wir Bond, Option PLCC, Wir Bond 84 FBGA, Wir Bond, Option EPM7128AE TQFP, Wir Bond 100 TQFP, Wir Bond 144 UBGA, Wir Bond 169 FBGA, Wir Bond, Option Dcmbr 2011 Altra Corporation Packag Information Datasht for Matur Altra Dvics
10 10 Packag Information Datasht for Matur Altra Dvics Dvic and Packag Cross Rfrnc Tabl 8. MAX 7000 Dvics (Part 2 of 2) Dvic Packag Pins TQFP, Wir Bond 100 FBGA, Wir Bond, Option EPM7256AE TQFP, Wir Bond 144 PQFP, Wir Bond 208 FBGA, Wir Bond, Option TQFP, Wir Bond 144 EPM7512AE PQFP, Wir Bond 208 BGA, Wir Bond, Option FBGA, Wir Bond, Option EPM7032A PLCC, Wir Bond 44 TQFP, Wir Bond 44 PLCC, Wir Bond 84 TQFP, Wir Bond 100 EPM7128A FBGA, Wir Bond 100 TQFP, Wir Bond 144 FBGA, Wir Bond, Option TQFP, Wir Bond 100 EPM7256A TQFP, Wir Bond 144 PQFP, Wir Bond 208 FBGA, Wir Bond, Option EPM7192E PGA, Wir Bond 160 PQFP, Wir Bond 160 MAX 3000A Dvics Tabl 8 lists th dvic nam, packag typ, and numbr of pins for th MAX 3000A dvic family. 1 Th packag typ ntris with Option # rfr to instancs whr multipl packag options xist for a givn packag typ and pin count. Th option numbr idntifis th spcific typ usd by th corrsponding dvic dnsity. Tabl 9. MAX 3000A Dvics (Part 1 of 2) Dvic Packag Pins EPM3032A PLCC, Wir Bond 44 TQFP, Wir Bond 44 TQFP, Wir Bond 44 EPM3064A PLCC, Wir Bond 44 TQFP, Wir Bond 100 EPM3128A TQFP, Wir Bond 100 Packag Information Datasht for Matur Altra Dvics Dcmbr 2011 Altra Corporation
11 Packag Information Datasht for Matur Altra Dvics 11 Dvic and Packag Cross Rfrnc Tabl 9. MAX 3000A Dvics (Part 2 of 2) Dvic Packag Pins EPM3256A TQFP, Wir Bond 144 PQFP, Wir Bond 208 EPM3512A PQFP, Wir Bond 208 FBGA, Wir Bond, Option HardCopy II Dvics Tabl 10 lists th dvic nam, packag typ, and numbr of pins for th HardCopy II dvic family. 1 Th packag typ ntris with Option # rfr to instancs whr multipl packag options xist for a givn packag typ and pin count. Th option numbr idntifis th spcific typ usd by th corrsponding dvic dnsity. Tabl 10. HardCopy II Dvics Dvic Packag Pins HC210 FBGA, Wir Bond, A: HC220 Singl-Pic Lid: FBGA, Flip Chip, Option Singl-Pic Lid: FBGA, Flip Chip, Option HC230 Singl-Pic Lid: FBGA, Flip Chip, Option HC240 Singl-Pic Lid: FBGA, Flip Chip, Option Singl-Pic Lid: FBGA, Flip Chip, Option HardCopy Dvics Tabl 11 lists th dvic nam, packag typ, and numbr of pins for th HardCopy dvic family. 1 Th packag typ ntris with Option # rfr to instancs whr multipl packag options xist for a givn packag typ and pin count. Th option numbr idntifis th spcific typ usd by th corrsponding dvic dnsity. Tabl 11. HardCopy Dvics Dvic Packag Pins HC1S25 FBGA, Wir Bond, A: BGA, Wir Bond 672 HC1S30 Dual-Pic Lid: FBGA, Flip Chip, Option HC1S40 Dual-Pic Lid: FBGA, Flip Chip, Option HC1S60 Dual-Pic Lid: FBGA, Flip Chip, Option HC1S80 Dual-Pic Lid: FBGA, Flip Chip, Option Dcmbr 2011 Altra Corporation Packag Information Datasht for Matur Altra Dvics
12 12 Packag Information Datasht for Matur Altra Dvics Dvic and Packag Cross Rfrnc HardCopy APEX Dvics Tabl 12 lists th dvic nam, packag typ, and numbr of pins for th HardCopy APEX dvic family. 1 Th packag typ ntris with Option # rfr to instancs whr multipl packag options xist for a givn packag typ and pin count. Th option numbr idntifis th spcific typ usd by th corrsponding dvic dnsity. Tabl 12. HardCopy APEX Dvics Dvic Packag Pins HC20K400 BGA, Wir Bond, Option HC20K600 BGA, Wir Bond, Option Dual-Pic Lid: FBGA, Flip Chip, Option Packag Information Datasht for Matur Altra Dvics Dcmbr 2011 Altra Corporation
13 Packag Information Datasht for Matur Altra Dvics 13 Dvic and Packag Cross Rfrnc APEX II Dvics Tabl 13 lists th dvic nam, packag typ, and numbr of pins for th APEX II dvic family. 1 Th packag typ ntris with Option # rfr to instancs whr multipl packag options xist for a givn packag typ and pin count. Th option numbr idntifis th spcific typ usd by th corrsponding dvic dnsity. APEX 20KE Dvics Tabl 13. APEX II Dvics Dvic Packag Pins EP2A15 EP2A25 EP2A40 EP2A70 Dual-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: BGA, Flip Chip 724 Channl Lid: FBGA, Flip Chip, Option Dual-Pic Lid: BGA, Flip Chip 724 Dual-Pic Lid: FBGA, Flip Chip, Option Channl Lid: FBGA, Flip Chip, Option Dual-Pic Lid: BGA, Flip Chip 724 Dual-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: BGA, Flip Chip 724 Dual-Pic Lid: FBGA, Flip Chip, Option Tabl 14 lists th dvic nam, packag typ, and numbr of pins for th APEX 20KE dvic family. 1 Th packag typ ntris with Option # rfr to instancs whr multipl packag options xist for a givn packag typ and pin count. Th option numbr idntifis th spcific typ usd by th corrsponding dvic dnsity. Tabl 14. APEX 20KE Dvics (Part 1 of 2) Dvic Packag Pins FBGA, Wir Bond 144 EP20K30E TQFP, Wir Bond 144 PQFP, Wir Bond 208 FBGA, Wir Bond, Option FBGA, Wir Bond 144 TQFP, Wir Bond 144 EP20K60E PQFP, Wir Bond 208 PQFP, Wir Bond 240 FBGA, Wir Bond, Option BGA, Wir Bond 356 Dcmbr 2011 Altra Corporation Packag Information Datasht for Matur Altra Dvics
14 14 Packag Information Datasht for Matur Altra Dvics Dvic and Packag Cross Rfrnc Tabl 14. APEX 20KE Dvics (Part 2 of 2) Dvic Packag Pins FBGA, Wir Bond 144 TQFP, Wir Bond 144 EP20K100E PQFP, Wir Bond 208 PQFP, Wir Bond 240 FBGA, Wir Bond, Option BGA, Wir Bond 356 TQFP, Wir Bond 144 PQFP, Wir Bond 208 EP20K160E PQFP, Wir Bond 240 BGA, Wir Bond 356 FBGA, Wir Bond, Option PQFP, Wir Bond 208 PQFP, Wir Bond 240 EP20K200E BGA, Wir Bond 356 FBGA, Wir Bond, Option BGA, Wir Bond, Option FBGA, Wir Bond, Option PQFP, Wir Bond 240 EP20K300E BGA, Wir Bond, Option FBGA, Wir Bond, Option EP20K400E BGA, Wir Bond, Option FBGA, Flip Chip, Option BGA, Wir Bond, Option EP20K600E FBGA, Flip Chip, Option FBGA, Flip Chip, Option BGA, Flip Chip 652 EP20K1000E FBGA, Flip Chip, Option FBGA, Flip Chip, Option EP20K1500E BGA, Flip Chip 652 FBGA, Flip Chip, Option Packag Information Datasht for Matur Altra Dvics Dcmbr 2011 Altra Corporation
15 Packag Information Datasht for Matur Altra Dvics 15 Dvic and Packag Cross Rfrnc APEX 20KC Dvics Tabl 15 lists th dvic nam, packag typ, and numbr of pins for th APEX 20KC dvic family. 1 Th packag typ ntris with Option # rfr to instancs whr multipl packag options xist for a givn packag typ and pin count. Th option numbr idntifis th spcific typ usd by th corrsponding dvic dnsity. APEX 20K Dvics Tabl 15. APEX 20KC Dvics Dvic Packag Pins EP20K200C EP20K400C EP20K600C EP20K1000C PQFP, Wir Bond 208 PQFP, Wir Bond 240 BGA, Wir Bond 356 FBGA, Wir Bond, Option BGA, Wir Bond, Option FBGA, Flip Chip, Option BGA, Wir Bond, Option FBGA, Flip Chip, Option FBGA, Flip Chip, Option BGA, Flip Chip 652 FBGA, Flip Chip, Option FBGA, Flip Chip, Option Tabl 16 lists th dvic nam, packag typ, and numbr of pins for th APEX 20K dvic family. 1 Th packag typ ntris with Option # rfr to instancs whr multipl packag options xist for a givn packag typ and pin count. Th option numbr idntifis th spcific typ usd by th corrsponding dvic dnsity. Tabl 16. APEX 20K Dvics (Part 1 of 2) Dvic Packag Pins TQFP, Wir Bond 144 PQFP, Wir Bond 208 EP20K100 PQFP, Wir Bond 240 FBGA, Wir Bond, Option BGA, Wir Bond 356 EP20K160 PQFP, Wir Bond 240 TQFP, Wir Bond 144 Dcmbr 2011 Altra Corporation Packag Information Datasht for Matur Altra Dvics
16 16 Packag Information Datasht for Matur Altra Dvics Dvic and Packag Cross Rfrnc ACEX 1K Dvics Tabl 16. APEX 20K Dvics (Part 2 of 2) Dvic Packag Pins PQFP, Wir Bond 208 EP20K200 PQFP, Wir Bond 240 BGA, Wir Bond 356 FBGA, Wir Bond, Option EP20K300 FBGA, Wir Bond, Option BGA, Wir Bond, Option EP20K400 PGA, Wir Bond 655 FBGA, Flip Chip, Option Tabl 17 lists th dvic nam, packag typ, and numbr of pins for th ACE 1K dvic family. 1 Th packag typ ntris with Option # rfr to instancs whr multipl packag options xist for a givn packag typ and pin count. Th option numbr idntifis th spcific typ usd by th corrsponding dvic dnsity. Tabl 17. ACEX 1K Dvics Dvic Packag Pins TQFP, Wir Bond 100 EP1K10 TQFP, Wir Bond 144 PQFP, Wir Bond 208 FBGA, Wir Bond, Option TQFP, Wir Bond 144 EP1K30 PQFP, Wir Bond 208 FBGA, Wir Bond, Option TQFP, Wir Bond 144 EP1K50 PQFP, Wir Bond 208 FBGA, Wir Bond, Option FBGA, Wir Bond, Option PQFP, Wir Bond 208 EP1K100 FBGA, Wir Bond, Option FBGA, Wir Bond, Option Packag Information Datasht for Matur Altra Dvics Dcmbr 2011 Altra Corporation
17 Packag Information Datasht for Matur Altra Dvics 17 Dvic and Packag Cross Rfrnc Mrcury Dvics Tabl 18 lists th dvic nam, packag typ, and numbr of pins for th Mrcury dvic family. 1 Th packag typ ntris with Option # rfr to instancs whr multipl packag options xist for a givn packag typ and pin count. Th option numbr idntifis th spcific typ usd by th corrsponding dvic dnsity. FLEX 10KA Dvics Tabl 18. Mrcury Dvics Dvic Packag Pins EP1M120 Dual-Pic Lid: FBGA, Flip Chip, Option EP1M350 Dual-Pic Lid: FBGA, Flip Chip, Option Tabl 19 lists th dvic nam, packag typ, and numbr of pins for th FLEX 10KA dvic family. 1 Th packag typ ntris with Option # rfr to instancs whr multipl packag options xist for a givn packag typ and pin count. Th option numbr idntifis th spcific typ usd by th corrsponding dvic dnsity. Tabl 19. FLEX 10KA Dvics Dvic Packag Pins TQFP, Wir Bond 100 EPF10K10A TQFP, Wir Bond 144 PQFP, Wir Bond 208 FBGA, Wir Bond, Option TQFP, Wir Bond 144 PQFP, Wir Bond 208 EPF10K30A PQFP, Wir Bond 240 FBGA, Wir Bond, Option BGA, Wir Bond 356 FBGA, Wir Bond, Option RQFP, Wir Bond 240 EPF10K100A BGA, Wir Bond 356 FBGA, Wir Bond, Option BGA, Wir Bond 600 EPF10K250A PGA, Wir Bond 599 BGA, Wir Bond 600 Dcmbr 2011 Altra Corporation Packag Information Datasht for Matur Altra Dvics
18 18 Packag Information Datasht for Matur Altra Dvics Dvic and Packag Cross Rfrnc FLEX 10KS Dvics Tabl 20 lists th dvic nam, packag typ, and numbr of pins for th FLEX 10KS dvic family. 1 Th packag typ ntris with Option # rfr to instancs whr multipl packag options xist for a givn packag typ and pin count. Th option numbr idntifis th spcific typ usd by th corrsponding dvic dnsity. FLEX 10KE Dvics Tabl 20. FLEX 10KS Dvics Dvic Packag Pins EPF10K50S EPF10K200S TQFP, Wir Bond 144 PQFP, Wir Bond 208 PQFP, Wir Bond 240 FBGA, Wir Bond, Option BGA, Wir Bond 356 FBGA, Wir Bond, Option RQFP, Wir Bond 240 BGA, Wir Bond 356 FBGA, Wir Bond, Option BGA, Wir Bond 600 FBGA, Wir Bond, Option Tabl 21 lists th dvic nam, packag typ, and numbr of pins for th FLEX 10KE dvic family. 1 Th packag typ ntris with Option # rfr to instancs whr multipl packag options xist for a givn packag typ and pin count. Th option numbr idntifis th spcific typ usd by th corrsponding dvic dnsity. Tabl 21. FLEX 10KE Dvics (Part 1 of 3) Dvic Packag Pins TQFP, Wir Bond 144 EPF10K30E PQFP, Wir Bond 208 FBGA, Wir Bond, Option FBGA, Wir Bond, Option TQFP, Wir Bond 144 PQFP, Wir Bond 208 EPF10K50E PQFP, Wir Bond 240 FBGA, Wir Bond, Option BGA, Wir Bond 356 FBGA, Wir Bond, Option Packag Information Datasht for Matur Altra Dvics Dcmbr 2011 Altra Corporation
19 Packag Information Datasht for Matur Altra Dvics 19 Dvic and Packag Cross Rfrnc Tabl 21. FLEX 10KE Dvics (Part 2 of 3) Dvic Packag Pins PQFP, Wir Bond 208 PQFP, Wir Bond 240 EPF10K100E FBGA, Wir Bond, Option BGA, Wir Bond 356 FBGA, Wir Bond, Option PQFP, Wir Bond 240 BGA, Wir Bond 356 EPF10K130E FBGA, Wir Bond, Option BGA, Wir Bond 600 FBGA, Wir Bond, Option PGA, Wir Bond 599 EPF10K200E BGA, Wir Bond 600 FBGA, Wir Bond, Option PLCC, Wir Bond 84 EPF10K10 TQFP, Wir Bond 144 PQFP, Wir Bond 208 TQFP, Wir Bond 144 EPF10K20 RQFP, Wir Bond 208 RQFP, Wir Bond 240 RQFP, Wir Bond 208 EPF10K30 RQFP, Wir Bond 240 BGA, Wir Bond 356 EPF10K40 RQFP, Wir Bond 208 RQFP, Wir Bond 240 RQFP, Wir Bond 240 EPF10K50 BGA, Wir Bond 356 PGA, Wir Bond 403 RQFP, Wir Bond 240 EPF10K50V PQFP, Wir Bond 240 BGA, Wir Bond 356 FBGA, Wir Bond 484 EPF10K70 RQFP, Wir Bond 240 PGA, Wir Bond 503 EPF10K100 PGA, Wir Bond 503 EPF10K130V PGA, Wir Bond 599 BGA, Wir Bond 600 TQFP, Wir Bond 100 EPF6010A TQFP, Wir Bond 144 PQFP, Wir Bond 208 Dcmbr 2011 Altra Corporation Packag Information Datasht for Matur Altra Dvics
20 20 Packag Information Datasht for Matur Altra Dvics Dvic and Packag Cross Rfrnc Tabl 21. FLEX 10KE Dvics (Part 2 of 3) Dvic Packag Pins PQFP, Wir Bond 208 PQFP, Wir Bond 240 EPF10K100E FBGA, Wir Bond, Option BGA, Wir Bond 356 FBGA, Wir Bond, Option PQFP, Wir Bond 240 BGA, Wir Bond 356 EPF10K130E FBGA, Wir Bond, Option BGA, Wir Bond 600 FBGA, Wir Bond, Option PGA, Wir Bond 599 EPF10K200E BGA, Wir Bond 600 FBGA, Wir Bond, Option PLCC, Wir Bond 84 EPF10K10 TQFP, Wir Bond 144 PQFP, Wir Bond 208 TQFP, Wir Bond 144 EPF10K20 RQFP, Wir Bond 208 RQFP, Wir Bond 240 RQFP, Wir Bond 208 EPF10K30 RQFP, Wir Bond 240 BGA, Wir Bond 356 EPF10K40 RQFP, Wir Bond 208 RQFP, Wir Bond 240 RQFP, Wir Bond 240 EPF10K50 BGA, Wir Bond 356 PGA, Wir Bond 403 RQFP, Wir Bond 240 EPF10K50V PQFP, Wir Bond 240 BGA, Wir Bond 356 FBGA, Wir Bond 484 EPF10K70 RQFP, Wir Bond 240 PGA, Wir Bond 503 EPF10K100 PGA, Wir Bond 503 EPF10K130V PGA, Wir Bond 599 BGA, Wir Bond 600 TQFP, Wir Bond 100 EPF6010A TQFP, Wir Bond 144 PQFP, Wir Bond 208 Packag Information Datasht for Matur Altra Dvics Dcmbr 2011 Altra Corporation
21 Packag Information Datasht for Matur Altra Dvics 21 Dvic and Packag Cross Rfrnc Excalibur Dvics Tabl 21. FLEX 10KE Dvics (Part 3 of 3) Dvic Packag Pins EPF6016 EPF6016A EPF6024A EPF8282A EPF8452A TQFP, Wir Bond 144 PQFP, Wir Bond 208 PQFP, Wir Bond 240 BGA, Wir Bond, Option TQFP, Wir Bond 100 FBGA, Wir Bond 100 TQFP, Wir Bond 144 PQFP, Wir Bond 208 FBGA, Wir Bond, Option TQFP, Wir Bond 144 PQFP, Wir Bond 208 PQFP, Wir Bond 240 BGA, Wir Bond, Option FBGA, Wir Bond, Option PLCC, Wir Bond 84 TQFP, Wir Bond 100 TQFP, Wir Bond 100 PQFP, Wir Bond 160 Tabl 22 lists th dvic nam, packag typ, and numbr of pins for th Excalibur dvic family. 1 Th packag typ ntris with Option # rfr to instancs whr multipl packag options xist for a givn packag typ and pin count. Th option numbr idntifis th spcific typ usd by th corrsponding dvic dnsity. Tabl 22. Excalibur Dvics Dvic Packag Pins EPXA1 FBGA, Wir Bond, Option Dual-Pic Lid: FBGA, Flip Chip, Option EPXA4 Dual-Pic Lid: FBGA, Flip Chip, Option Dual-Pic Lid: FBGA, Flip Chip, Option EPXA10 Dual-Pic Lid: FBGA, Flip Chip, Option Dcmbr 2011 Altra Corporation Packag Information Datasht for Matur Altra Dvics
22 22 Packag Information Datasht for Matur Altra Dvics Dvic and Packag Cross Rfrnc Configuration Dvics Tabl 23 lists th dvic nam, packag typ, and numbr of pins for th Configuration dvic family. 1 Th packag typ ntris with Option # rfr to instancs whr multipl packag options xist for a givn packag typ and pin count. Th option numbr idntifis th spcific typ usd by th corrsponding dvic dnsity. Tabl 23. Configuration Dvics Enhancd Configuration Dvics Dvic Packag Pins EPC1 EPC2 EPC1064 EPC1213 EPC1441 PDIP, Wir Bond 8 PLCC, Wir Bond 20 PLCC, Wir Bond 20 TQFP, Wir Bond 32 PDIP, Wir Bond 8 PLCC, Wir Bond 20 PDIP, Wir Bond 8 PLCC, Wir Bond 20 PDIP, Wir Bond 8 PLCC, Wir Bond 20 TQFP, Wir Bond 32 Tabl 24 lists th dvic nam, packag typ, and numbr of pins for th Enhancd configuration dvic family. 1 Th packag typ ntris with Option # rfr to instancs whr multipl packag options xist for a givn packag typ and pin count. Th option numbr idntifis th spcific typ usd by th corrsponding dvic dnsity. Tabl 24. Enhancd Configuration Dvics Dvic Packag Pins EPC4 PQFP, Wir Bond 100 EPC8 PQFP, Wir Bond 100 EPC16 UBGA, Wir Bond 88 PQFP, Wir Bond 100 Packag Information Datasht for Matur Altra Dvics Dcmbr 2011 Altra Corporation
23 Packag Information Datasht for Matur Altra Dvics 23 Thrmal Rsistanc Thrmal Rsistanc Altra follows JEDEC JESD51 sris standards to provid thrmal rsistancs. Th purpos of th JESD51 standards is to compar th thrmal prformanc of various packags undr standardizd tst conditions. Whil standardizd thrmal rsistancs can hlp compar th rlativ thrmal prformanc of diffrnt packags, thy cannot apply dirctly to th many spcific applications bcaus JESD51 tst conditions may not match a spcific application. Svral factors affct th thrmal prformanc of a dvic in a usr s application. Ths includ powr dissipation in th componnt; airflow vlocity, dirction and turbulnc lvl; powr in adjacnt componnts; two-sidd vs. on-sidd activ componnt mounting; printd circuit board (PCB) orintation & construction; and adjacnt boards and thir powr dissipation. It may b ncssary to tst or modl spcific applications. This tsting and modling of a componnt usr s spcific applications is th usr s rsponsibility. Tabl 26throughTabl 43provid JA (junction-to-ambintthrmalrsistanc)and JC (junction-to-cas thrmal rsistanc) valus for th Altra dvic familis. Altra rsrvs th right to mak changs to thrmal rsistancs without notic in th futur. Tabl 25 lists th matur Altra dvics and th associatd tabl locations. Tabl 25. Thrmal Rsistanc Altra Dvic Tabl Location Arria sris FPGAs Arria GX Dvics: Tabl 26 on pag 24 Stratix II Dvics: Tabl 27 on pag 25 Stratix sris FPGAs Stratix Dvics: Tabl 28 on pag 26 Cyclon II Dvics: Tabl 29 on pag 27 Cyclon sris FPGAs Cyclon Dvics: Tabl 30 on pag 28 MAX 9000 Dvics: Tabl 31 on pag 29 MAX sris CPLDs MAX 7000 Dvics: Tabl 32 on pag 30 MAX 3000A Dvics: Tabl 33 on pag 33 HardCopy II Dvics: Tabl 34 on pag 34 HardCopy sris ASICs HardCopy Dvics: Tabl 35 on pag 34 APEX II Dvics: Tabl 36 on pag 35 APEX sris FPGAs APEX 20K: Tabl 37 on pag 36 ACEX 1K FPGAs ACEX 1K Dvics: Tabl 38 on pag 38 Mrcury FPGAs Mrcury Dvics: Tabl 39 on pag 39 FLEX 10K Dvics: Tabl 40 on pag 39 FLEX sris FPGAs FLEX 8000 Dvics: Tabl 41 on pag 41 FLEX 6000 Dvics: Tabl 42 on pag 42 Excalibur FPGAs Excalibur Dvics: Tabl 43 on pag 43 Altra is transitioning to an industry-standard coppr lid for its thrmally nhancd BGA and thrmally nhancd Flip Chip FBGA packag offrings. f For mor information, rfr to Procss Chang Notic PCN0214. Dcmbr 2011 Altra Corporation Packag Information Datasht for Matur Altra Dvics
24 24 Packag Information Datasht for Matur Altra Dvics Thrmal Rsistanc This chang affcts th APEX 20KE, APEX 20KC, APEX II, Mrcury, and Excalibur dvic familis. Thrfor, two thrmal rsistanc spcifications ar providd for dvics affctd by this chang. Th oldr packags ar idntifid as using th aluminum silicon carbid (AlSiC) lid, whil th nwr packags ar idntifid as using th coppr (Cu) lid. Thrmally nhancd BGA and thrmally nhancd Flip Chip FBGA packags offrd in th nwr Altra familis, including Stratix and Stratix GX, wr introducd using an industry-standard Cu lid. Thrfor, ths dvic spcifications includ only a singl thrmal rsistanc spcification. 1 Contact Altra if you nd typical +/ valus of A dimnsions for thrmal analysis. Th max numbrs ar providd for physical layout. Arria Sris Dvics Thrmal Rsistanc Tabl 26 provids thrmal rsistanc valus for Arria sris dvics. Arria GX Dvics Tabl 26 lists th thrmal rsistanc of Arria GX dvics. Tabl 26. Thrmal Rsistanc of Arria GX Dvics Dvic Packag Pin Count JA ( C/W) Still Air 100 ft./min. 200 ft./min. JA ( C/W) 400 ft./min. JC ( C/W) JB ( C/W) EP1AGX20 FBGA FBGA EP1AGX35 FBGA FBGA FBGA EP1AGX50 FBGA FBGA FBGA EP1AGX60 FBGA FBGA EP1AGX90 FBGA Packag Information Datasht for Matur Altra Dvics Dcmbr 2011 Altra Corporation
25 Packag Information Datasht for Matur Altra Dvics 25 Thrmal Rsistanc Stratix Sris Dvics Thrmal Rsistanc Tabl 27 to Tabl 28 provid thrmal rsistanc valus for Stratix sris dvics. Stratix II Dvics Tabl 27 lists th thrmal rsistanc of Stratix II dvics. Tabl 27. Thrmal Rsistanc of Stratix II Dvics (Part 1 of 2) Dvic EP2S15 EP2S30 EP2S60 EP2S90 EP2S130 EP2S180 EP2SGX30 EP2SGX60 Packag FBGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip HBGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip Pin Count JC ( C/W) Still Air 100 ft./min. 200 ft./min. 400 ft./min. JB ( C/W) Dcmbr 2011 Altra Corporation Packag Information Datasht for Matur Altra Dvics
26 26 Packag Information Datasht for Matur Altra Dvics Thrmal Rsistanc Tabl 27. Thrmal Rsistanc of Stratix II Dvics (Part 2 of 2) Dvic EP2SGX90 EP2SGX130 Packag FBGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip Pin Count JC ( C/W) Still Air 100 ft./min. 200 ft./min. 400 ft./min. JB ( C/W) Stratix Dvics Tabl 28 lists th thrmal rsistanc of Stratix dvics. Tabl 28. Thrmal Rsistanc of Stratix Dvics (Part 1 of 2) Dvic EP1SGX10C EP1SGX10D EP1SGX25C EP1SGX25D EP1SGX25D EP1SGX25F EP1SGX40D EP1SGX40G EP1S10 EP1S20 EP1S25 Packag FBGA, Flip Chip FBGA, Flip Chip Pin Count JC ( C/W) Still Air 100 ft./min. 200 ft./min. 400 ft./min FBGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip BGA FBGA FBGA, Flip Chip FBGA, Flip Chip BGA FBGA FBGA, Flip Chip BGA FBGA FBGA, Flip Chip FBGA, Flip Chip Packag Information Datasht for Matur Altra Dvics Dcmbr 2011 Altra Corporation
27 Packag Information Datasht for Matur Altra Dvics 27 Thrmal Rsistanc Tabl 28. Thrmal Rsistanc of Stratix Dvics (Part 2 of 2) Dvic Packag Pin Count JC ( C/W) EP1S30 EP1S40 EP1S60 EP1S80 FBGA, Flip Chip BGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip BGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip BGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip BGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip Cyclon Sris Dvics Thrmal Rsistanc Tabl 29 to Tabl 30 provid thrmal rsistanc valus for Cyclon sris dvics. Cyclon II Dvics Still Air 100 ft./min. Tabl 29 lists th thrmal rsistanc of Cyclon II dvics. Tabl 29. Thrmal Rsistanc of Cyclon II Dvics (Part 1 of 2) Dvic Packag Pin Count JC ( C/W) EP2C5 TQFP, Wir Bond PQFP, Wir Bond FBGA, Wir Bond 200 ft./min. 400 ft./min Still Air 100 ft./min. 200 ft./min. 400 ft./min Dcmbr 2011 Altra Corporation Packag Information Datasht for Matur Altra Dvics
28 28 Packag Information Datasht for Matur Altra Dvics Thrmal Rsistanc Tabl 29. Thrmal Rsistanc of Cyclon II Dvics (Part 2 of 2) Dvic Packag Pin Count JC ( C/W) EP2C8 EP2C15 EP2C20 EP2C35 EP2C50 EP2C70 TQFP, Wir Bond PQFP, Wir Bond FBGA, Wir Bond FBGA, Wir Bond FBGA, Wir Bond PQFP, Wir Bond FBGA, Wir Bond FBGA, Wir Bond FBGA, Wir Bond UBGA, Wir Bond FBGA, Wir Bond FBGA, Wir Bond UBGA, Wir Bond FBGA, Wir Bond FBGA, Wir Bond FBGA, Wir Bond Cyclon Dvics Tabl 30 lists th thrmal rsistanc of Cyclon dvics. Tabl 30. Thrmal Rsistanc of Cyclon Dvics (Part 1 of 2) Still Air 100 ft./min. 200 ft./min. 400 ft./min. Dvic EP1C3 EP1C6 Packag Pin Count JC ( C/W) Still Air 100 ft./min. 200 ft./min. 400 ft./min. TQFP TQFP TQFP PQFP FBGA Packag Information Datasht for Matur Altra Dvics Dcmbr 2011 Altra Corporation
29 Packag Information Datasht for Matur Altra Dvics 29 Thrmal Rsistanc Tabl 30. Thrmal Rsistanc of Cyclon Dvics (Part 2 of 2) Dvic EP1C12 EP1C20 Packag Pin Count JC ( C/W) Still Air 100 ft./min. 200 ft./min. 400 ft./min. PQFP FBGA FBGA FBGA FBGA MAX Sris Dvics Thrmal Rsistanc Tabl 31 through Tabl 33 provid thrmal rsistanc valus for MAX sris dvics. MAX 9000 Dvics Tabl 31 lists th thrmal rsistanc of MAX 9000 dvics. Tabl 31. Thrmal Rsistanc of MAX 9000 Dvics Dvic EPM9320 EPM9320A EPM9400 EPM9480 EPM9560 EPM9560A Packag Pin Count JC ( C/W) Still Air 100 ft./min. 200 ft./min. 400 ft./min. PLCC RQFP PGA BGA PLCC RQFP BGA PLCC RQFP RQFP RQFP RQFP RQFP RQFP BGA RQFP RQFP BGA Dcmbr 2011 Altra Corporation Packag Information Datasht for Matur Altra Dvics
30 30 Packag Information Datasht for Matur Altra Dvics Thrmal Rsistanc MAX 7000 Dvics Tabl 32 lists th thrmal rsistanc of MAX 7000 dvics. Tabl 32. Thrmal Rsistanc of MAX 7000 Dvics (Part 1 of 3) Dvic EPM7032 EPM7032B EPM7032S EPM7032V EPM7032AE EPM7064S EPM7064 EPM7064AE EPM7064B EPM7096 EPM7128A Packag PLCC Pin Count JC ( C/W) Still Air 100 ft./min. 200 ft./min. 400 ft./min PQFP TQFP PLCC TQFP UBGA PLCC TQFP PLCC TQFP PLCC TQFP PLCC TQFP PLCC TQFP PLCC TQFP PLCC PQFP PLCC TQFP UBGA TQFP FBGA PLCC PLCC PLCC TQFP FBGA TQFP FBGA Packag Information Datasht for Matur Altra Dvics Dcmbr 2011 Altra Corporation
31 Packag Information Datasht for Matur Altra Dvics 31 Thrmal Rsistanc Tabl 32. Thrmal Rsistanc of MAX 7000 Dvics (Part 2 of 3) Dvic EPM7128B Packag Pin Count JC ( C/W) Still Air 100 ft./min. 200 ft./min. 400 ft./min. UBGA TQFP FBGA TQFP UBGA FBGA PLCC EPM7128E PQFP PQFP PLCC EPM7128S TQFP PQFP PQFP PLCC TQFP FBGA EPM7128AE TQFP UBGA FBGA PLCC EPM7160E PQFP PQFP PLCC EPM7160S TQFP PQFP EPM7192S PQFP EPM7192E PGA PQFP TQFP EPM7256A TQFP PQFP FBGA TQFP TQFP EPM7256B UBGA PQFP FBGA Dcmbr 2011 Altra Corporation Packag Information Datasht for Matur Altra Dvics
32 32 Packag Information Datasht for Matur Altra Dvics Thrmal Rsistanc Tabl 32. Thrmal Rsistanc of MAX 7000 Dvics (Part 3 of 3) Dvic EPM7256E EPM7256S EPM7256AE EPM7512AE EPM7512B Packag Pin Count JC ( C/W) Still Air 100 ft./min. 200 ft./min. 400 ft./min. PGA PQFP RQFP PQFP RQFP FBGA TQFP TQFP PQFP FBGA TQFP PQFP BGA FBGA TQFP UBGA PQFP BGA FBGA Packag Information Datasht for Matur Altra Dvics Dcmbr 2011 Altra Corporation
33 Packag Information Datasht for Matur Altra Dvics 33 Thrmal Rsistanc MAX 3000A Dvics Tabl 33 lists th thrmal rsistanc of MAX 3000A dvics. Tabl 33. Thrmal Rsistanc of MAX 3000A Dvics Dvic EPM3032A EPM3064A Packag Pin Count JC ( C/W) HardCopy Sris Dvics Thrmal Rsistanc Still Air 100 ft./min. 200 ft./min. 400 ft./min. TQFP PLCC TQFP PLCC TQFP EPM3128A TQFP EPM3256A TQFP PQFP EPM3512A PQFP FBGA Tabl 34 to Tabl 35 provid thrmal rsistanc valus for HardCopy sris dvics. Dcmbr 2011 Altra Corporation Packag Information Datasht for Matur Altra Dvics
34 34 Packag Information Datasht for Matur Altra Dvics Thrmal Rsistanc HardCopy II Dvics Tabl 34 lists th thrmal rsistanc of HardCopy II dvics. Tabl 34. Thrmal Rsistanc of HardCopy II Dvics Dvic Packag Pin Count JC ( C/W) HC210 HC220 HC230 HC240 FBGA, Wir Bond FBGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip FBGA, Flip Chip HardCopy Dvics Still Air 100 ft./min. 200 ft./min. Tabl 35 lists th thrmal rsistanc of HardCopy dvics. Tabl 35. Thrmal Rsistanc of HardCopy Dvics Dvic Packag 400 ft./min. JB ( C/W) Pin Count JC ( C/W) Still Air 100 ft./min. 200 ft./min. 400 ft./min. HC20K400 BGA, Flip Chip HC20K600 FBGA, Flip Chip HC1S25 FBGA, Wir Bond BGA, Wir Bond HC1S30 FBGA, Flip Chip HC1S40 FBGA, Flip Chip HC1S60 FBGA, Flip Chip HC1S80 FBGA, Flip Chip Packag Information Datasht for Matur Altra Dvics Dcmbr 2011 Altra Corporation
35 Packag Information Datasht for Matur Altra Dvics 35 Thrmal Rsistanc APEX Sris Dvics Thrmal Rsistanc Tabl 36 to Tabl 37 list thrmal rsistanc valus for APEX sris dvics. APEX II Dvics Tabl 36 lists th thrmal rsistanc of APEX II dvics. Tabl 36. Thrmal Rsistanc of APEX II Dvics Dvic EP2A15 EP2A25 EP2A40 EP2A70 Packag Pin Count JC ( C/W) Still Air 100 ft./min. 200 ft./min. 400 ft./min. FBGA, Flip Chip (Cu lid) FBGA, Flip Chip (AlSiC lid) BGA, Flip Chip (Cu lid) BGA, Flip Chip (AlSiC lid) FBGA (Cu lid) FBGA, Flip Chip (AlSiC lid) BGA, Flip Chip (Cu lid) BGA, Flip Chip (AlSiC lid) FBGA, Flip Chip (Cu lid) FBGA, Flip Chip (AlSiC lid) FBGA, Flip Chip (Cu lid) FBGA, Flip Chip (AlSiC lid) BGA, Flip Chip (Cu lid) BGA, Flip Chip (AlSiC lid) FBGA, Flip Chip (Cu lid) FBGA, Flip Chip (AlSiC lid) BGA, Flip Chip (Cu lid) BGA, Flip Chip (AlSiC lid) FBGA, Flip Chip (Cu lid) FBGA, Flip Chip (AlSiC lid) Dcmbr 2011 Altra Corporation Packag Information Datasht for Matur Altra Dvics
36 36 Packag Information Datasht for Matur Altra Dvics Thrmal Rsistanc APEX 20K Dvics Tabl 37 lists th thrmal rsistanc of APEX 20KE, 20KC, and 20K dvics. Tabl 37. Thrmal Rsistanc of APEX 20KE, 20KC, and 20K Dvics (Part 1 of 3) Dvic EP20K30E EP20K60E EP20K100 EP20K100E EP20K160E EP20K200 EP20K200E Packag Pin Count JC ( C/W) Still Air 100 ft./min. 200 ft./min. 400 ft./min. TQFP PQFP FBGA FBGA TQFP FBGA PQFP PQFP FBGA BGA TQFP PQFP PQFP FBGA BGA TQFP FBGA PQFP PQFP FBGA BGA TQFP PQFP PQFP BGA FBGA PQFP PQFP BGA FBGA PQFP PQFP BGA FBGA BGA FBGA Packag Information Datasht for Matur Altra Dvics Dcmbr 2011 Altra Corporation
37 Packag Information Datasht for Matur Altra Dvics 37 Thrmal Rsistanc Tabl 37. Thrmal Rsistanc of APEX 20KE, 20KC, and 20K Dvics (Part 2 of 3) Dvic EP20K200C EP20K300E EP20K400 EP20K400E EP20K400C EP20K600E EP20K600C EP20K1000E EP20K1000C Packag Pin Count JC ( C/W) Still Air 100 ft./min. 200 ft./min. 400 ft./min. PQFP PQFP BGA FBGA PQFP BGA FBGA BGA PGA FBGA FBGA w/ fin (1) BGA FBGA (Cu lid) FBGA (AlSiC lid) FBGA w/ fin (1) BGA FBGA (Cu lid) FBGA (AlSiC lid) FBGA w/ fin (1) FBGA (Cu lid) ,020 FBGA (AlSiC lid) FBGA w/ fin (1) 1, BGA (Cu lid) BGA (AlSiC lid) FBGA w/ fin (1) FBGA (Cu lid) FBGA (AlSiC lid) FBGA w/ fin (1) FBGA (Cu lid) ,020 FBGA (AlSiC lid) FBGA w/ fin (1) 1, Dcmbr 2011 Altra Corporation Packag Information Datasht for Matur Altra Dvics
RELIABILITY REPORT 60 2H 2015
RELIABILITY REPORT 60 2H 2015 Copyright 2016 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words
Altera Programming Hardware
Altera Programming Hardware September 2005, er. 5.3 Data Sheet General Description Altera offers a ariety of hardware to program and configure Altera deices. For conentional deice programming, in-system
Altera Programming Hardware
Altera Programming Hardware January 1998, er. 4 Data Sheet General Description Altera offers a ariety of hardware to program and configure Altera deices. For conentional deice programming, in-system programming,
Designing with High-Density BGA Packages for Altera Devices
2014.12.15 Designing with High-Density BGA Packages for Altera Devices AN-114 Subscribe As programmable logic devices (PLDs) increase in density and I/O pins, the demand for small packages and diverse
January 1999, ver. 3 Application Note 80. 1 Burn-in sockets are zero-insertion-force (ZIF) sockets that do not deform a device s leads.
Selecting Sockets for Altera Devices January 1999, ver. 3 Application Note 80 Introduction Surface-mount assembly places unique demands on the development and manufacturing process by requiring different
Introducing Green Materials and Bill of Material change for the Cyclone II and MAX II Devices
Revision: 1.3.0 PROCESS CHANGE NOTIFICATION PCN1105 Introducing Green Materials and Bill of Material change for the Cyclone II and MAX II Devices Change Description This is an update to PCN1105; please
Quartus II Software Version 9.1, SP1 Device Support Release Notes
Quartus II Software Version 9.1, SP1 Device Support Release Notes February 2010 RN-01051-1.0 This document provides late-breaking information about device support in this version of the Altera Quartus
Question 3: How do you find the relative extrema of a function?
ustion 3: How do you find th rlativ trma of a function? Th stratgy for tracking th sign of th drivativ is usful for mor than dtrmining whr a function is incrasing or dcrasing. It is also usful for locating
SPECIAL VOWEL SOUNDS
SPECIAL VOWEL SOUNDS Plas consult th appropriat supplmnt for th corrsponding computr softwar lsson. Rfr to th 42 Sounds Postr for ach of th Spcial Vowl Sounds. TEACHER INFORMATION: Spcial Vowl Sounds (SVS)
High Stability - High Temperature (230 C) Thin Film Wraparound Chip Resistors, Sulfur Resistant
High Stability - High Temperature (230 C) Thin Film Wraparound Chip Resistors, Sulfur Resistant INTRODUCTION For applications such as down hole applications, the need for parts able to withstand very severe
Cookie Policy- May 5, 2014
Cooki Policy- May 5, 2014 Us of Cookis on Sizmk Wbsits This Cooki Disclosur applis only to us of cookis on corporat wbsits (www.sizmk.com and rlatd rgional wbsits) publishd by Sizmk Inc. and its affiliats
Projections - 3D Viewing. Overview Lecture 4. Projection - 3D viewing. Projections. Projections Parallel Perspective
Ovrviw Lctur 4 Projctions - 3D Viwing Projctions Paralll Prspctiv 3D Viw Volum 3D Viwing Transformation Camra Modl - Assignmnt 2 OFF fils 3D mor compl than 2D On mor dimnsion Displa dvic still 2D Analog
Pin Connections and Package Marking. GUx
Surface Mount RF PIN Switch Diodes Technical Data HSMP-389x Series HSMP-89x Series Features Unique Configurations in Surface Mount Packages Add Flexibility Save Board Space Reduce Cost Switching Low Capacitance
Solder Reflow Guide for Surface Mount Devices
June 2015 Introduction Technical Note TN1076 This technical note provides general guidelines for a solder reflow and rework process for Lattice surface mount products. The data used in this document is
TEST SOLUTIONS CONTACTING - SEMICONDUCTOR
ENGINEERED TO CONNECT CONTACTING - SEMICONDUCTOR TEST SOLUTIONS SPECIFICATIONS AND DRAWINGS ARE SUBJECT TO ALTERATION WITHOUT PRIOR NOTICE - DIMENSIONS IN MILLIMETER CONTACTING - SEMICONDUCTOR 3 SEries
Foreign Exchange Markets and Exchange Rates
Microconomics Topic 1: Explain why xchang rats indicat th pric of intrnational currncis and how xchang rats ar dtrmind by supply and dmand for currncis in intrnational markts. Rfrnc: Grgory Mankiw s Principls
Thermal Management and Mechanical Handling for Lidless Flip Chip Ball-Grid Array
Thermal Management and Mechanical Handling for Lidless Flip Chip Ball-Grid Array AN-659-1.2 Application Note This application note provides guidance on thermal management and mechanical handling of lidless
Category 1: Purchased Goods and Services
1 Catgory 1: Purchasd Goods and Srvics Catgory dscription T his catgory includs all upstram (i.., cradl-to-gat) missions from th production of products purchasd or acquird by th rporting company in th
N-Channel 60-V (D-S) MOSFET
Nw Product N-Channl 60-V (D-S) MOSFET Si308BDS PRODUCT SUMMARY V DS (V) R DS(on) (Ω) I D (A) a Q g (Typ.) 60 0.56 at V GS = 0 V.3 0.9 at V GS = 4.5 V..3 nc TO-36 (SSOT3) FEATURES Halogn-fr According to
Keywords Cloud Computing, Service level agreement, cloud provider, business level policies, performance objectives.
Volum 3, Issu 6, Jun 2013 ISSN: 2277 128X Intrnational Journal of Advancd Rsarch in Computr Scinc and Softwar Enginring Rsarch Papr Availabl onlin at: wwwijarcsscom Dynamic Ranking and Slction of Cloud
1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.
.Introduction If the automobile had followed the same development cycle as the computer, a Rolls- Royce would today cost $00, get one million miles to the gallon and explode once a year Most of slides
Free ACA SOLUTION (IRS 1094&1095 Reporting)
Fr ACA SOLUTION (IRS 1094&1095 Rporting) Th Insuranc Exchang (301) 279-1062 ACA Srvics Transmit IRS Form 1094 -C for mployrs Print & mail IRS Form 1095-C to mploys HR Assist 360 will gnrat th 1095 s for
Noise Power Ratio (NPR) A 65-Year Old Telephone System Specification Finds New Life in Modern Wireless Applications.
TUTORIL ois Powr Ratio (PR) 65-Yar Old Tlphon Systm Spcification Finds w Lif in Modrn Wirlss pplications ITRODUTIO by Walt Kstr Th concpt of ois Powr Ratio (PR) has bn around sinc th arly days of frquncy
0.08 to 0.31 mils. IC Metal Interconnect. 6 mils. Bond Wire. Metal Package Lead Frame. 40 mils. PC Board. Metal Trace on PC Board 18507
3 PACKAGING Packaging the IC chip is a necessary step in the manufacturing process because the IC chips are small, fragile, susceptible to environmental damage, and too difficult to handle by the IC users.
Guidelines for Handling J-Lead, QFP & BGA Devices
Guidelines for Handling J-Lead, QFP & BGA Devices January 1999, ver. 4 Application Note 71 Introduction Devices that use surface-mount J-lead, quad flat pack (QFP), and ball-grid array (BGA) including
Switches and Indicators 01
Switchs and Indicators 01 01 Switchs and Indicators Indx Sris 01 Dscription Pag 15 Product Assmbly Pag 16 Product Rang - pushbutton for standard mounting - accssoris / spar parts Tchnical Data Pag 17 Pag
Architecture of the proposed standard
Architctur of th proposd standard Introduction Th goal of th nw standardisation projct is th dvlopmnt of a standard dscribing building srvics (.g.hvac) product catalogus basd on th xprincs mad with th
Description. Rc NPT G 1/8 1/4 3/8 1/2 3/4. With drain cock Drain guide 1/8 Drain guide 1/4 Drain cock with barb fitting: For ø6 x ø4 nylon tube
M Mist Sparator to M Micro Mist Sparator to Sris M ominal filtration rating: 0.3 µm Sris ominal filtration rating: µm How to Ordr Mist Sparator Micro Mist Sparator, M, Option/Smi-standard: Slct on ach
A Note on Approximating. the Normal Distribution Function
Applid Mathmatical Scincs, Vol, 00, no 9, 45-49 A Not on Approimating th Normal Distribution Function K M Aludaat and M T Alodat Dpartmnt of Statistics Yarmouk Univrsity, Jordan Aludaatkm@hotmailcom and
RoHS Compliant Packaging
LEAD-FREE AND HALOGEN-FREE PACKAGING FROM LATTICE RoHS Compliant Packaging Lattice Semiconductor is committed to conducting business in a manner consistent with the efficient use of resources and materials,
DUAL N-CHANNEL AND DUAL P-CHANNEL MATCHED MOSFET PAIR
DVNCD INR DVICS, INC. D113 DU N-CHNN ND DU P-CHNN MTCHD MOSFT PIR GNR DSCRIPTION Th D113 is a monolithic dual N-channl and dual P-channl matchd transistor pair intndd for a road rang of analog applications.
CARE QUALITY COMMISSION ESSENTIAL STANDARDS OF QUALITY AND SAFETY. Outcome 10 Regulation 11 Safety and Suitability of Premises
CARE QUALITY COMMISSION ESSENTIAL STANDARDS OF QUALITY AND SAFETY Outcom 10 Rgulation 11 Safty and Suitability of Prmiss CQC Rf 10A 10A(1) Lad Dirctor / Lad Officr Rspons Impact Liklihood Lvl of Concrn
C H A P T E R 1 Writing Reports with SAS
C H A P T E R 1 Writing Rports with SAS Prsnting information in a way that s undrstood by th audinc is fundamntally important to anyon s job. Onc you collct your data and undrstand its structur, you nd
AP Calculus AB 2008 Scoring Guidelines
AP Calculus AB 8 Scoring Guidlins Th Collg Board: Conncting Studnts to Collg Succss Th Collg Board is a not-for-profit mmbrship association whos mission is to connct studnts to collg succss and opportunity.
Abstract. Introduction. Statistical Approach for Analyzing Cell Phone Handoff Behavior. Volume 3, Issue 1, 2009
Volum 3, Issu 1, 29 Statistical Approach for Analyzing Cll Phon Handoff Bhavior Shalini Saxna, Florida Atlantic Univrsity, Boca Raton, FL, shalinisaxna1@gmail.com Sad A. Rajput, Farquhar Collg of Arts
Business rules FATCA V. 02/11/2015
Elmnt Attribut Siz InputTyp Rquirmnt BUSINESS RULES TYPE ERROR ACK Xpath I.Mssag Hadr FATCA_OECD Vrsion xsd: string = Validation WrongVrsion ftc:fatca_oecd/vrsion SndingCompanyIN Unlimit d xsd: string
EFFECT OF GEOMETRICAL PARAMETERS ON HEAT TRANSFER PERFORMACE OF RECTANGULAR CIRCUMFERENTIAL FINS
25 Vol. 3 () January-March, pp.37-5/tripathi EFFECT OF GEOMETRICAL PARAMETERS ON HEAT TRANSFER PERFORMACE OF RECTANGULAR CIRCUMFERENTIAL FINS *Shilpa Tripathi Dpartmnt of Chmical Enginring, Indor Institut
Use a high-level conceptual data model (ER Model). Identify objects of interest (entities) and relationships between these objects
Chaptr 3: Entity Rlationship Modl Databas Dsign Procss Us a high-lvl concptual data modl (ER Modl). Idntify objcts of intrst (ntitis) and rlationships btwn ths objcts Idntify constraints (conditions) End
Guidelines for Handling J-Lead, QFP, BGA, FBGA, and Lidless FBGA Devices
2015.06.12 Guidelines for Handling J-Lead, QFP, BG, FBG, and Lidless FBG Devices N-071 Subscribe This application note provides guidelines for handling J-Lead, Quad Flat Pack (QFP), and Ball-Grid rray
ME 612 Metal Forming and Theory of Plasticity. 6. Strain
Mtal Forming and Thory of Plasticity -mail: azsnalp@gyt.du.tr Makin Mühndisliği Bölümü Gbz Yüksk Tknoloji Enstitüsü 6.1. Uniaxial Strain Figur 6.1 Dfinition of th uniaxial strain (a) Tnsil and (b) Comprssiv.
USB-Blaster Download Cable User Guide
USB-Blaster Download Cable User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: 9.0 Document Version: 2.5 Document Date: April 2009 UG-USB81204-2.5 P25-10325-03 Copyright
by John Donald, Lecturer, School of Accounting, Economics and Finance, Deakin University, Australia
Studnt Nots Cost Volum Profit Analysis by John Donald, Lcturr, School of Accounting, Economics and Financ, Dakin Univrsity, Australia As mntiond in th last st of Studnt Nots, th ability to catgoris costs
Entity-Relationship Model
Entity-Rlationship Modl Kuang-hua Chn Dpartmnt of Library and Information Scinc National Taiwan Univrsity A Company Databas Kps track of a company s mploys, dpartmnts and projcts Aftr th rquirmnts collction
Advances in GNSS Equipment
Advancs in GNSS Equipmnt Todd Humphrys With Input From: Thomas Pany, Brnhard Ridl IFEN, Carstn Strobr UFAF Larry Young, JPL David Munton, UT/ARL 2010 IGS Workshop, Nwcastl Upon Tyn Q: What advancs in GNSS
http://www.wwnorton.com/chemistry/tutorials/ch14.htm Repulsive Force
ctivation nrgis http://www.wwnorton.com/chmistry/tutorials/ch14.htm (back to collision thory...) Potntial and Kintic nrgy during a collision + + ngativly chargd lctron cloud Rpulsiv Forc ngativly chargd
June 2012. Enprise Rent. Enprise 1.1.6. Author: Document Version: Product: Product Version: SAP Version: 8.81.100 8.8
Jun 22 Enpris Rnt Author: Documnt Vrsion: Product: Product Vrsion: SAP Vrsion: Enpris Enpris Rnt 88 88 Enpris Rnt 22 Enpris Solutions All rights rsrvd No parts of this work may b rproducd in any form or
Whole Systems Approach to CO 2 Capture, Transport and Storage
Whol Systms Approach to CO 2 Captur, Transport and Storag N. Mac Dowll, A. Alhajaj, N. Elahi, Y. Zhao, N. Samsatli and N. Shah UKCCS Mting, July 14th 2011, Nottingham, UK Ovrviw 1 Introduction 2 3 4 Powr
How To Power A Power Supply On A Microprocessor (Mii) Or Microprocessor Power Supply (Miio) (Power Supply) (Microprocessor) (Miniio) Or Power Supply Power Control (Power) (Mio) Power Control
November 200 HI-010, HI-110 CMOS High oltage Display Driver GENERAL DESCRIPTION PIN CONFIGURATION (Top iew) The HI-010 & HI-110 high voltage display drivers are constructed of MOS P Channel and N Channel
The international Internet site of the geoviticulture MCC system Le site Internet international du système CCM géoviticole
Th intrnational Intrnt sit of th goviticultur MCC systm L sit Intrnt intrnational du systèm CCM géoviticol Flávio BELLO FIALHO 1 and Jorg TONIETTO 1 1 Rsarchr, Embrapa Uva Vinho, Caixa Postal 130, 95700-000
Fundamentals: NATURE OF HEAT, TEMPERATURE, AND ENERGY
Fundamntals: NATURE OF HEAT, TEMPERATURE, AND ENERGY DEFINITIONS: Quantum Mchanics study of individual intractions within atoms and molculs of particl associatd with occupid quantum stat of a singl particl
Lecture 20: Emitter Follower and Differential Amplifiers
Whits, EE 3 Lctur 0 Pag of 8 Lctur 0: Emittr Followr and Diffrntial Amplifirs Th nxt two amplifir circuits w will discuss ar ry important to lctrical nginring in gnral, and to th NorCal 40A spcifically.
I. INTRODUCTION. Figure 1, The Input Display II. DESIGN PROCEDURE
Ballast Dsign Softwar Ptr Grn, Snior ighting Systms Enginr, Intrnational Rctifir, ighting Group, 101S Spulvda Boulvard, El Sgundo, CA, 9045-438 as prsntd at PCIM Europ 0 Abstract: W hav dvlopd a Windows
Preface xiii Introduction xv 1 Planning for surface mount design General electronic products 3 Dedicated service electronic products 3 High-reliability electronic products 4 Defining the environmental
Mathematics. Mathematics 3. hsn.uk.net. Higher HSN23000
hsn uknt Highr Mathmatics UNIT Mathmatics HSN000 This documnt was producd spcially for th HSNuknt wbsit, and w rquir that any copis or drivativ works attribut th work to Highr Still Nots For mor dtails
Ball Grid Array (BGA) Technology
Chapter E: BGA Ball Grid Array (BGA) Technology The information presented in this chapter has been collected from a number of sources describing BGA activities, both nationally at IVF and reported elsewhere
Continuity Cloud Virtual Firewall Guide
Cloud Virtual Firwall Guid uh6 Vrsion 1.0 Octobr 2015 Foldr BDR Guid for Vam Pag 1 of 36 Cloud Virtual Firwall Guid CONTENTS INTRODUCTION... 3 ACCESSING THE VIRTUAL FIREWALL... 4 HYPER-V/VIRTUALBOX CONTINUITY
Adverse Selection and Moral Hazard in a Model With 2 States of the World
Advrs Slction and Moral Hazard in a Modl With 2 Stats of th World A modl of a risky situation with two discrt stats of th world has th advantag that it can b natly rprsntd using indiffrnc curv diagrams,
Current and Resistance
Chaptr 6 Currnt and Rsistanc 6.1 Elctric Currnt...6-6.1.1 Currnt Dnsity...6-6. Ohm s Law...6-4 6.3 Elctrical Enrgy and Powr...6-7 6.4 Summary...6-8 6.5 Solvd Problms...6-9 6.5.1 Rsistivity of a Cabl...6-9
Surface Mount Technology cooling for high volumes applications by: Cesare Capriz Aavid Thermalloy via XXV Aprile 32 Cadriano (BO) ITALY
Surface Mount Technology cooling for high volumes applications by: Cesare Capriz Aavid Thermalloy via XXV Aprile 32 Cadriano (BO) ITALY Abstract: The automotive technology is fast moving in integrating
CHAPTER 6 THERMAL DESIGN CONSIDERATIONS. page. Introduction 6-2. Thermal resistance 6-2. Junction temperature 6-2. Factors affecting R th(j-a) 6-2
CHAPTER 6 THERMAL DESIGN CONSIDERATIONS page Introduction 6-2 Thermal resistance 6-2 Junction temperature 6-2 Factors affecting 6-2 Thermal resistance test methods 6-3 Test procedure 6-3 Forced air factors
Packaging Information for Vendors
Packaging Information for Vendors ngineer Approved This specification is provided to inform vendors of Raytheon Systems Company's minimum packaging requirements. This document is superseded by any special
Chapter 19: Permanent Magnet DC Motor Characteristics
Chaptr 19: Prmannt Magnt DC Motor Charactristics 19.1: ntroduction Dirct currnt (DC) motors compris on of th most common typs of actuator dsignd into lctromchanical systms. hy ar a vry straightforward
CIRCUITS AND ELECTRONICS. Basic Circuit Analysis Method (KVL and KCL method)
6. CIRCUITS AND ELECTRONICS Basic Circuit Analysis Mthod (KVL and KCL mthod) Cit as: Anant Agarwal and Jffry Lang, cours matrials for 6. Circuits and Elctronics, Spring 7. MIT 6. Fall Lctur Rviw Lumpd
2SD1898 / 2SD1733 V CEO 80V I C 1.0A. Datasheet. NPN 1.0A 80V Middle Power Transistor. Outline. Features
NPN.0 80V Middl Powr Transistor Datasht Faturs Paramtr V CEO ) Suitabl for Middl Powr Drivr 2) Complmntary PNP Typs : 2SB260 / 2SB8 3) Low V CE(sat) V CE(sat) = 0.4V Max. (I C /I B =500m/20m) 4) Lad Fr/RoHS
Basis risk. When speaking about forward or futures contracts, basis risk is the market
Basis risk Whn spaking about forward or futurs contracts, basis risk is th markt risk mismatch btwn a position in th spot asst and th corrsponding futurs contract. Mor broadly spaking, basis risk (also
Sharp bounds for Sándor mean in terms of arithmetic, geometric and harmonic means
Qian t al. Journal of Inqualitis and Applications (015) 015:1 DOI 10.1186/s1660-015-0741-1 R E S E A R C H Opn Accss Sharp bounds for Sándor man in trms of arithmtic, gomtric and harmonic mans Wi-Mao Qian
Cisco Data Virtualization
Cisco Data Virtualization Big Data Eco-systm Discussion with Bloor Group Bob Ev, David Bsmr July 2014 Cisco Data Virtualization Backgroundr Cisco Data Virtualization is agil data intgration softwar that
Inductive proximity sensors OsiSense XS Cubic range. Catalogue
Inductiv proximity snsors OsiSns XS Cubic rang Catalogu A snsor that quickly and asily adapts to your machins With uniqu onclick mounting and a rotating dtction had, th nw OsiSns XS cubic snsor can b
N-Channel 20 V (D-S) MOSFET
N-Channl 2 V (-) MOFET i846b PROUCT UMMARY V (V) R (on) () MAX. I (A) Q g (TYP.) 2 mm.37 at V G = 2.5 V 6 7.5 nc.33 at V G = 4.5 V 6.42 at V G =.8 V 5 xxxx xxx Backsid Viw MICRO FOOT.5 x.5 mm 6 5 Bump
Two-wire Serial EEPROMs AT24C128 AT24C256
Faturs Low-voltag and Standard-voltag Opration 2.7 (V CC = 2.7V to 5.5V).8 (V CC =.8V to 3.6V) Intrnally Organizd 6,384 x 8 and 32,768 x 8 Two-wir Srial Intrfac Schmitt Triggr, Filtrd Inputs for Nois Supprssion
Who uses our services? We have a growing customer base. with institutions all around the globe.
not taking xpr Srvic Guid 2013 / 2014 NTE i an affordabl option for audio to txt convrion. Our rvic includ not or dirct trancription rvic from prviouly rcordd audio fil. Our rvic appal pcially to tudnt
New Basis Functions. Section 8. Complex Fourier Series
Nw Basis Functions Sction 8 Complx Fourir Sris Th complx Fourir sris is prsntd first with priod 2, thn with gnral priod. Th connction with th ral-valud Fourir sris is xplaind and formula ar givn for convrting
81-1-ISD Economic Considerations of Heat Transfer on Sheet Metal Duct
Air Handling Systms Enginring & chnical Bulltin 81-1-ISD Economic Considrations of Hat ransfr on Sht Mtal Duct Othr bulltins hav dmonstratd th nd to add insulation to cooling/hating ducts in ordr to achiv
Dehumidifiers: A Major Consumer of Residential Electricity
Dhumidifirs: A Major Consumr of Rsidntial Elctricity Laurn Mattison and Dav Korn, Th Cadmus Group, Inc. ABSTRACT An stimatd 19% of U.S. homs hav dhumidifirs, and thy can account for a substantial portion
EMUL68-PC Adapter List
PC Adapter List Emulator to Target Adapters, Adapters and Accessories Adapter Reference Chart Solder-down s Socket s Isolators and Extenders socket s s 52 pin QFP PC/DIP48-ADAP 48 pin DIP PC/PLCC52- ADAP
USB-Blaster Download Cable User Guide
USB-Blaster Download Cable User Guide Subscribe UG-USB81204 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents Introduction to USB-Blaster Download Cable...1-1 USB-Blaster Revision...1-1
BP-2600 Concurrent Programming System
BP-2600 Concurrent Programming System! With BP s 6th Generation Technology, the BP-2600 is the fastest universal production programmer available! Very Low Voltage Support down to 1.5V! Concurrent Programming
LG has introduced the NeON 2, with newly developed Cello Technology which improves performance and reliability. Up to 320W 300W
Cllo Tchnology LG has introducd th NON 2, with nwly dvlopd Cllo Tchnology which improvs prformanc and rliability. Up to 320W 300W Cllo Tchnology Cll Connction Elctrically Low Loss Low Strss Optical Absorption
5.4 Exponential Functions: Differentiation and Integration TOOTLIFTST:
.4 Eponntial Functions: Diffrntiation an Intgration TOOTLIFTST: Eponntial functions ar of th form f ( ) Ab. W will, in this sction, look at a spcific typ of ponntial function whr th bas, b, is.78.... This
The ACES Mission Testing Fundamental Physics with Clocks in Space. L. Cacciapuoti European Space Agency
Th ACES Mission Tsting Fundamntal Physics with Clocks in Spac L. Cacciapuoti Europan Spac Agncy Atomic Clock Ensmbl in Spac La Thuil 21-28 March 2015 Rncontrs d Moriond - Gravitation 2 Th Columbus modul
Lecture 3: Diffusion: Fick s first law
Lctur 3: Diffusion: Fick s first law Today s topics What is diffusion? What drivs diffusion to occur? Undrstand why diffusion can surprisingly occur against th concntration gradint? Larn how to dduc th
ISO 9001 DIL UNIVERSAL CONTACTORS
GANZ KK Kft ISO 0 crtifid DIL UNIVERSAL CONTACTORS 00.0. GANZ KK Ltd. applis a Quality control systm according to th rquirmnts of th standard ENISO0 Bridg Moving magnt Coil Fixd magnt Auxiliary contactunit
EIDHow EID improves. farm performance ELECTRONIC. for all Livestock STEP 1 STEP 4 STEP 2 STEP 3. Animal fitted with eartag. Animal Fitted with Tag
EIDHow EID improvs farm prformanc STEP 5 Data analysd and usd to mak informd businss dcisions STEP 4 Hom Offic PC Data procssd by computr softwar, such as Stockbook or MyScal Pro STEP 3 5 Mat parts carry
Programmable Single-/Dual-/Triple- Tone Gong SAE 800
Programmable Single-/Dual-/Triple- Tone Gong Preliminary Data SAE 800 Bipolar IC Features Supply voltage range 2.8 V to 18 V Few external components (no electrolytic capacitor) 1 tone, 2 tones, 3 tones
Traffic Flow Analysis (2)
Traffic Flow Analysis () Statistical Proprtis. Flow rat distributions. Hadway distributions. Spd distributions by Dr. Gang-Ln Chang, Profssor Dirctor of Traffic safty and Oprations Lab. Univrsity of Maryland,
Planning and Managing Copper Cable Maintenance through Cost- Benefit Modeling
Planning and Managing Coppr Cabl Maintnanc through Cost- Bnfit Modling Jason W. Rup U S WEST Advancd Tchnologis Bouldr Ky Words: Maintnanc, Managmnt Stratgy, Rhabilitation, Cost-bnfit Analysis, Rliability
FACULTY SALARIES FALL 2004. NKU CUPA Data Compared To Published National Data
FACULTY SALARIES FALL 2004 NKU CUPA Data Compard To Publishd National Data May 2005 Fall 2004 NKU Faculty Salaris Compard To Fall 2004 Publishd CUPA Data In th fall 2004 Northrn Kntucky Univrsity was among
4-20mA Current Transmitter with RTD EXCITATION AND LINEARIZATION
-ma Current Transmitter with RTD XCITATION AND LINARIZATION FATURS LSS THAN ±% TOTAL ADJUSTD RROR, C TO + C RTD XCITATION AND LINARIZATION TWO OR THR-WIR RTD OPRATION WID SUPPLY RANG: V to V HIGH PSR:
Category 7: Employee Commuting
7 Catgory 7: Employ Commuting Catgory dscription This catgory includs missions from th transportation of mploys 4 btwn thir homs and thir worksits. Emissions from mploy commuting may aris from: Automobil
Quartus II Software and Device Support Release Notes Version 15.0
2015.05.04 Quartus II Software and Device Support Release Notes Version 15.0 RN-01080-15.0.0 Subscribe This document provides late-breaking information about the Altera Quartus II software release version
Moving Securely Around Space: The Case of ESA
Moving Scurly Around Spac: Th Cas of ESA Prpard By: Andra Baldi, Jos Frnandz Balsiro, Marco Incollingo Tommaso Parrinllo, Cristiano Silvagni, Stfano Zatti Europan Spac Agncy Andra.Baldi@sa.int ESA Scnario
TEMPERATURE COMPENSATION OF A THERMAL FLOW SENSOR BY USING TEMPERATURE COMPENSATION NETWORK. *Corresponding author: sima@tatiuc.edu.
National Confrnc on Postgraduat sarch (NCON-PG) 2009 st Octobr 2009, UMP Confrnc Hall, Malaysia Cntr for Graduat Studis, Univrsiti Malaysia Pahang Editors: M.M. Noor; M.M. ahman and K. Kadirgama EMPEAUE
SURFACE MOUNT NOMENCLATURE AND PACKAGING
SURFACE MOUNT NOMENCLATURE AND PACKAGING Tel 800-776-9888 Email info@topline.tv w w w. t o p l i n e. t v Contents Overview... 3 Flat Chip... 4 MELF Components...10 Tantalum Capacitors.... 12 Transistors
Vector Network Analyzer
Cours on Microwav Masurmnts Vctor Ntwork Analyzr Prof. Luca Prrgrini Dpt. of Elctrical, Computr and Biomdical Enginring Univrsity of Pavia -mail: luca.prrgrini@unipv.it wb: microwav.unipv.it Microwav Masurmnts
Magic Message Maker Amaze your customers with this Gift of Caring communication piece
Magic Mssag Makr maz your customrs with this Gift of aring communication pic Girls larn th powr and impact of crativ markting with this attntion grabbing communication pic that will hlp thm o a World of
HOW Interactive Design Conference 2012. Advanced HTML 5 / CSS 3 / jquery Chris Converse. codify kōd fī
HOW Intractiv Dsign Confrnc 2012 Advancd HTML 5 / CSS 3 / jqury Chris Convrs codify kōd fī vrb. To arrang (dsign) into a systmatic cod. Rsponsiv Wb Dsign Using CSS3 mdia quris in conjunction with HTML
Micro Satellite System
4-226-697-71(1) Micro Satllit Systm Oprating instructions GB CS SA-V315 SA-V312 2000 Sony Corporation WARNING To prvnt fir or shock hazard, do not xpos th unit to rain or moistur. To avoid lctrical shock,
Xilinx Advanced Packaging
Xilinx Advanced Packaging Electronic packages are the interconnect housings for semiconductor devices. They provide electrical interconnections between the IC and the board, and they efficiently remove
High Common-Mode Rejection. Differential Line Receiver SSM2141. Fax: 781/461-3113 FUNCTIONAL BLOCK DIAGRAM FEATURES. High Common-Mode Rejection
a FEATURES High Common-Mode Rejection DC: 00 db typ 60 Hz: 00 db typ 20 khz: 70 db typ 40 khz: 62 db typ Low Distortion: 0.00% typ Fast Slew Rate: 9.5 V/ s typ Wide Bandwidth: 3 MHz typ Low Cost Complements
International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research)
Intrnational Association of Scintific Innovation and Rsarch (IASIR) (An Association Unifing th Scincs, Enginring, and Applid Rsarch) ISSN (Print): 79-000 ISSN (Onlin): 79-009 Intrnational Journal of Enginring,