ENGINEERS INSTITUTE OF INDIA New Delhi Ph Classroom Postal Correspondence Test-Series 2016 All
|
|
- Osborne Dorsey
- 7 years ago
- Views:
Transcription
1 1 Classroom Postal Correspondence Test-Series2016 All Rights Reserved
2 C O N T E N T 2 1. CPU ORGANIZATION & DESIGN MICROPROGRAMMED CONTROL UNIT INPUT OUTPUT ORGANIZATION PIPELINING MEMORY ORGANISATION PC-PERSONAL COMPUTER AND THEIR USES Classroom Postal Correspondence Test-Series2016 All Rights Reserved
3 CHAPTER-1 CPU ORGANIZATION & DESIGN 3 CPU (Central Processing Unit) is made up of three major parts: 1. Arithmetic and Logic Unit (ALU) 2. Control Unit (CU) and 3. Processing Registers ALU is used to perform the required Arithmetical and logical operation under the directions of control unit. Control Unit supervises the transfer of information among the Registers and instructs the ALU that which operation has to be perform. Processing Registers are used to store the data during execution The Computer instruction set provides the specifications for the design of the CPU. Control Word: It is a binary word that is generated by the CPU to perform one of the various operations. Control Register: It is used to store the control word. If the length of the control word is n bit, total no. of operations that can be used to perform 2 n ; ranges from (n) to (n) and each combination is used to assign one operation. Micro operation : It is an operation executed on data stored in registers. Micro operation is a basic register to register operation. Instruction is divided into 2 parts: 1. Operation part (most side) 2. Operand part (least side). For n address b1it CPU total no. of memory location to be accessed is 2 n and each memory location is able to store 1 word. Length of the word varies from one CPU to other and depends on the no. of data bits that can be transferred at a time (i.e. word size is equal to the no. of data bits a CPU has) The total memory is divided in to 2 parts namely 1. User memory 2.Stack memory User memory is under the control of only user, but stack memory is under the control of both CPU and user. Different ways for performing the Arithmetical operations: 1.Infix notation (Ex : A+B) 2.Prefix or polish (Ex : +AB) 3.Reverse polish notation (Postfix) (Ex: AB+) Stack works on postfix. Conversion of Infix to RPN Ex: 1 A B C D = ()AB CD = AB CD + Ex: 2 () A [() B C] D E F First complete the inner side of small bracket parenthesis and then big bracket = ()[() AB C] DE F = parenthesis. Classroom Postal Correspondence Test-Series2016 All Rights Reserved
4 = ()[ AB DE C ] F = AB DE C F ()() AB CDE F () AB CDE F AB CDE F Conversion of RPN to Infix Ex:1 AB CD = ()() AB CD = ()() A B C D = AB CD Ex: 2 AB DE C F = () A [() B C] D E F RPN is used in some electronic calculators Before evaluating the operation, the arithmetic expression must be converted into RPN, the operations are pushed on to stack in the order in which they appear. Numerical example : for the data (3 4)(5 6) using RPN 3456 Stack operations : 4 Compliers generally work on polish notation. In scientific calculators, some operations are performed with RPN and others with Polish notation. The bits of the instructions are divided into 2 fields, called as Operation field and Operand field. Again operand field is divided in to 1. Address field 2. Mode field. Operands residing in the memory are specified by their memory address Operands residing in the processing Registers are specified with a Register address (name) In any system; if k bits are used to specify the address of the Register, then the same CPU has 2 k no. of registers (max. no.) The no. of address fields in the instruction format of a computer depends on the internal organization of its registers. Instruction Cycle: It shows the execution sequence of an instruction. It consists of two sub cycles. 1) Fetch cycle 2) Execution cycle Classroom Postal Correspondence Test-Series2016 All Rights Reserved
5 5 Instruction fetch operation takes place in the fetch cycle. Process of transferring a binary sequence using program counter from memory to CPU called as instruction fetch. At the end of instruction fetch program counter is incremented to next instruction address. PC Binary seq. C. PU. PC Memory PC + step size After transferring a binary sequence to the CPU execution cycle is trying to process the instruction. To process the instruction there is a need of identifying the associated operation. Type of operation is identified by OPCODE. OPCODE information is given by instruction format. CPU Organization: Classification is done on the basis of internal storage. 1) Stack organization 2) Accumulator based machine 3) General register organization 1) Stack organization: It uses push & POP instructions. Instruction format - opcode Push x means, the word at the address of the x is pushed to the top of the stack memory. In this operation, instruction doesn t use an address field in the stack organized computer, because the specified operation is performed on the two items that are on the top of the stack. It is a storage device that stores the information in such a manner that the item stored last is the first item to retrieve. Means LIFO (Last in first out) The register that holds the address of the stack is known as stack pointer. Push and pop are used to access stack memory. For accessing 2 n words stack memory, the length of the (stack pointer) required is n bits. Always, SP is pointed at top of the stack; it is decremented during push operation and incremented during pop operation. In 8085 for pushing pre decrement and for poping post increment 2 no. of flags are used to know the status of the stack: 1. Empty 2. Full Initially, stack cleared to 0. So EMPTY is set and Full is cleared. If all memory locations are filled in the stack; then empty flag resets and Full flag sets. But most computer do not provide hardware for checking over flow (Full stack) or under flow (empty stack); In this case the stack limits can be checked by using 2 processing Registers. One to hold the upper limit and other to hold the lower limit address After PUSH operation; SP is compared with the upper limit Register (SP is stack pointer) After POP operation SP is compared with the lower limit register 2) Accumulator based machine: (Advantage: length of the opcode is low, so it can be executed at faster rate.) In this all operations are performed with an implied accumulators It has only one address field. Instruction format: opcode Address Classroom Postal Correspondence Test-Series2016 All Rights Reserved
6 Ex: ADD x SUB x where x is the address of the operand 3) General Register organization: (Length of the OP code is more) The instruction format needs 3 Register address fields or 2 Register address fields. Ex: ADD R1, R2, R3 R1=R2+R3 For data transfer MOV operations, it requires 2 no. Registers. Ex: MOV R1, R2 For Arithmetical; 3 Register Required For Data transfer; 2 Register Required Depending on the length of the operand, instructions are divided as follows: Instruction based on number of addresses There are 5 type of instruction based on address: (i) 4 address instruction (ii) 3 address instruction (iii) 2 address instruction (iv) 1 address instruction (v) 0 address instruction. 6 (i) (ii) (iii) 4 address instruction In the 4 address instruction, we have to specify 4-address, in which first address that is close to OP code determines the result and the last address determines the address of the next instruction. For example: ADD A1 A2 A3 A4 In this we performed the addition of M[A2] and M[A3] and the result is stored in M[A1]. Here A4 contains the address of next instruction. 3 address instruction In the 3 address instruction, we have to specify 3 address in which the first address that is close to OP code determines the result of operation. Example: ADD A1, A2 A3 First we performed the M[A2] + M[A3] Next move the reject to A1. M[A1] M[A2] + M [A3] 2-address Instruction In the case of two address instruction, the accumulator is used to store the result. Example: ADD X, Y It represents AC: X + Y In the 2 address instruction another position is there without using accumulator for example: ADD X, Y It can be performed as: X: = X + Y The addition operation stored the result into X. Classroom Postal Correspondence Test-Series2016 All Rights Reserved
7 7 (iv) 1-address instruction In the one address instruction we use accumulator. The unspecified operands are assumed to be stored in AC (Accumulator) For example: ADD X It performed as AC: = AC + X (v) 0 address instruction A few computers name teen designed so that most instruction contain no explicit address; they can be called as zero address machine All operands used by a zero address instruction are required to be in the top location in the stack. Example: ADD That causes the top two operands which should be X and Y, to be removed from the stack and addressed the resulting sum X + Y is then placed at the top of the stack. Addressing Modes It is the way of locating the data in the operand field. The control unit of a computer is designed to go through the instruction cycle that is divided into 3 major phases (steps) 1.Fetch the instruction from memory 2.Decode the instruction and Execution Program counter is used to store the address of the next instruction to be executed, and it is incremented each time to step size to point the next instruction. The step-size is depending on the length of instruction. Decoding done in step 2 determines the operation to be performed and addressing mode of the instruction. Then computer executes the instruction and returns to the step 1 to fetch the next instruction. So, to know about the functions of decoding unit, it is compulsory to know about the addressing modes. Different Addressing Modes (AM) Implied AM: It has no operand field Eg: CMA, HLT, NOP, and All zero address instruction It is also known as implicit (AM) Immediate AM: In this operand part is nothing but data. This AM is used to access the constants. These are useful for initializing Register for constant values Ex: MOVI AX, 1234H, Add 0 #23 [# and I Denotes Immediate AM]. Register AM: In this operand field must be specified with Register Ex: 1.MOV AX, BX 2. ADD, CX, DX Register indirect: In this, the specified register in the CPU whose content gives the address of the operand in the memory. Ex: MOV AX, [BX] ADD AX, [BX] In this example BX register is used to store the address of the operand i.e. content of the BX register acts as Classroom Postal Correspondence Test-Series2016 All Rights Reserved
8 8 Effective Address (EA) Effective address is an address where data is available. Direct Addressing mode: In this EA=Address of the instruction (In branch type instruction, the address field specifies the actual branch address) Ex: MOV AX [5555H] JMP 2500H Indirect Addressing mode: In this, address field of the instruction gives the address where the effective address is stored in the memory. Relative Addressing mode: In this, the content of the pc is added to the address part of the instruction in order to obtain the effective address Ex: ADD AX,[+25,BX] EA=BX+25 Indexed Addressing mode: In this mode the content of the Index register is added to the address part of the instruction to obtain the EA. Index Register is a special CPU register. Auto increment or Auto decrement Addressing mode: This is similar to the indirect mode except that the register is incremented or decremented after its value is used to access memory. This mode is used to Access the Linear Array Elements. Base Register Addressing Mode: In this mode the content of a base register is added to that address part of the instruction to obtain the effective address. This is similar to the index AM except that the register is now called a base register instead of an Index register. NOTE: It is same as the register indirect mode except that is incremented to 401 after the instruction execution but in Auto decrement mode it is decremented prior to the execution. Classification of Instruction Sets: Instruction set indicate the no of possible operation in the processor. The processor supports 3-category of operation: 1. Data transfer 2. Data Manipulation 3. Transfer of control (program control Classroom Postal Correspondence Test-Series2016 All Rights Reserved
9 Data transfer Instructions: These are used to transfer the data from one place to other place without changing the data content. LD Load ST Store MOV Move XCH Exchange IN OUT PUSH POP Input Output Push Pop 9 Data manipulation Instructions: While execution of this instruction one from of data is converted into another form. These are used to perform various operations on data Again these are divided as follows: a. Arithmetical b. Logical c. Shift Arithmetical INC Incrementing DEC Decrementing ADD Addition SUB SUBB MUL DIV ADDC NEG Subtraction Subtract with borrow Multiplication Division Add with carry 2 s Complement Logical & Bit Manipulation instructions: CLR Clear CMA CLRC SETC COMC EI DI XOR Com or complement Accumulator Clear carry Set Carry Complement carry Enable Interrupt Disable interrupt Exclusive OR Shift Instruction: There are used to double or half the give data Shift left = doubles the data (Multiply by 2) Shift right = Half the data (Divide by 2) with error for odd digits Classroom Postal Correspondence Test-Series2016 All Rights Reserved
10 10 There are 3 types of shift 1) Logical 2) Arithmetical 3) Rotate type Logical Arithmetical Rotate type (circular) SHR SHRA ROR-Rotate right without carry SHL ASHL ROL-Rotate left without carry LSB or MSB SHLA RCR-Rotate right with carry Is lost if carry flag is not used RCL-Rotate left with carry Parity bit is not modified during the execution of ROR and ROL, but for other; parity flag may be modified. Program control instructions These are used to transfer the program execution from current memory location to the required memory location. Each time after executing one instruction, PC is automatically incremented to step size. Branch and jump may be conditional or unconditional All jump and branch instructions are used to transfer the program execution permanently but call instruction transfer the program execution temporarily Different types of jumps : Branch BR Jump JMP Skip SKP Call CALL Return Compare Test RET CMP TST Skip instruction does not need an address field Call and RET are used in subroutines CMP and TEST instructions are used to check the status of the flag and Register content is not altered Flags are also known as conditional code bits Flag Flag is a flip-flop. Flip-flop is a bi-state device that is set or reset. Flags are divided into two types: (i) Conditional Flag (ii) Control Flag Conditional Flag: These flags are set or reset based on the result nature of ALU. They are divided into six types: (i) Carry Flag: These bit is used to represent the range exceeding conditions on the unsigned arithmetic operations. The n-bit unsigned range is 0 to (2 n 1). Example: 1. 4-bit unsigned range is 0 to 4 (2 1). i.e., 0 to 15 Classroom Postal Correspondence Test-Series2016 All Rights Reserved
11 Carry = Reset Justification: Accumulator : Carry : Carry = Set Justification: Accumulator : Carry: 1 11 (ii) Parity Flag: Is the ALU output contains even no. of 1 s If True Set (Even parity) False Reset (odd parity) (iii) Auxiliary Flag: Is there an extra bit from the lower nibble to higher nibble. If True Set (1) False Reset (0) (iv) Zero Flag: Is the ALU output is zero If True Set (1) False Reset (0) (v) Sign Flag: Is the MSB of the ALU output is 1 If True Set (1) False Reset (0) (vi) Overflow Flag: There is a carry into MSB and no carry out of MSB or vice-versa. If True Set (1) False Reset (0) Control Flag: Based on the status of these flags the execution sequence will be changed. These flags are never affected by the ALU output. These flags are classified into three types (i) Trap Flag: 1 (Trace) Step by step execution. 0 (go) At a time execution. (ii) Interrupt Flag: 1 Enable the interrupt 0 Disable the interrupt (iii) Direction Flag: 1 Auto Decrement 0 Auto Increment Example: Consider the following 2 s compliment no. and perform the arithmetic addition operation. What will be the status of the overflow, carry and sign flags after the operation? Numbers: Sol Classroom Postal Correspondence Test-Series2016 All Rights Reserved
12 Overflow 1, Carry 1, Sign 0 Ans. 110 (for overflow, carry and sign flags respectively) Flag register is also known as program status word Subroutine call return: During the execution of call instruction, memory is needed to store the address of the next instruction followed by the call (for Return address) If Register is used for storing RET address, it is not possible to maintain when recursive subroutine is executed, because old address is destroyed and the same Register is updated with the new address. So, for that reason stack is used during call execution instead of Register, because stack can save many no of Return address Instruction Cycle with Interrupt: Shows process of handling an interrupt. Consist of three cycles. 1) Fetch cycle 2) Execution cycle 3) Interrupt cycle Interrupt is a unusual event to disturb the normal flow of execution. Sequence of steps require to handle interrupt is described in following diagram 12 Above diagram shows that (i) The execution sequence along with interrupt where central processing unit only respond to interrupts after completion of current instruction execution.based on the status of interrupt flag the processor is interrupt. (ii) If interrupt flag is disable no need of interrupt cycle otherwise after completion of every instruction, processor checks for interrupts. (iii) Processor reads the INTR pin after completion of every instruction. If INTR pin is enabled then interrupt is present otherwise no interrupt. (iv) Suppose the interrupt is present CPU transfer the control from main program to interrupt sub routine to process the interrupt. Process the interrupt means the control is transfer to interrupt vector table. (v) Interrupt vector table is a part of memory which is used to store the interrupt related subroutine. (vi) Each subroutine entry point is identify by vector address and exit point is identified with IRET instruction. (vii) Whenever the processor encounter interrupt after completion of current instruction, it push the program counter value onto stack and then control is transferred to interrupt vector table (PC vector address). Then processors execute the interrupt service routine. Classroom Postal Correspondence Test-Series2016 All Rights Reserved
13 13 (viii) Whenever it encounters IRET instruction, it invokes the POP operation to restore PC with return address. After this, CPU fetches the next inst from the memory. This process is k/a interrupt handling. Example: suppose program sequence. Consist of various inst. I 1, I 2, I 3, I 4 I 3 has interrupt then I 1 is return address and pushed onto the stack. Types of Interrupt: Various types of interrupt 1) Hardware interrupt: Present at the hardware pins 2) Software interrupt: It is an instruction used in the program whenever required functionally is needed. 3) Maskable interrupt: may be enable or disable explicitly. 4) Non maskable interrupt: Always in enable state can t disable by using explicit condition (Flags) 5) Vector interrupt: Associated with the static vector address (vector point.) 6) Non vector interrupt: Associated with dynamic vector add. In above diagram the INTR pin of processor is connected with interrupt controller i.e. interrupt pin is enable by interrupt controller. I.C. is used to provide the communication between various input and output devices to processor. 4 input connected to I.C each device vector address is different INTR pin is enabled by any one of four devices. Therefore the vector address is generated by source, so there are 4 possible vector address but only one at a time. Hence INTR is called non vector interrupt. 7) External interrupt: By external devices (input devices) 8) Internal interrupt: By interrupt component of processor (temp, senso power failure, error inst. codes etc) 9) Synchronous interrupt: controlled by the fixed time interval. All the internal interrupt called synchronous interrupt 10) Asynchronous interrupt: Initiated based on the feedback of previous inst. all external called asynchronous. 11) Level triggered interrupt: This category of interrupt are enable or disable on basis of level 0 or 1 12) Edge triggered interrupt: It enable either raising edge or falling edge transition/ Interrupt Structure: To understand what are the interrupt employed under different category by an 8085 processor. Question: In a stack based processor organization, postfix notation is used for evaluating arithmetic expressions. ANS: (a) The postfix expression ABC*/D-EF/+ for A = 6, B = 2, C = 3, D = 3, E = 4 and F = 2 evaluates to (a) 0 (b) 1 (c) 2 (d) 3 EXP: Post fix expression is ABC*/D EF/+ Given: A = 6, B = 2, C = 3, D = 3, E = 4 and F = 2 So, ABC*/D EF/+ = 66/3 2+ = = 22+ = 0 Classroom Postal Correspondence Test-Series2016 All Rights Reserved
14 *operator encounter Pop top 2 element 3 and 2 2*3 = 6 14 Again encounter / operator pop top two element and find the value operator encounter pop top two element and find the value 1 3 = 2 / operator encounter pop top two element and find the value operator encounter pop top two element and find the value = 0 Value printed 0 Question: For address modification purpose computer uses (a)temp register (b) Index register (c) Stack pointer (d) Program counter ANS: (b) EXP: An index register in a computer s CPU is a processor register used for modifying operand address during the run of a program Classroom Postal Correspondence Test-Series2016 All Rights Reserved
15 1. CPU has three parts: 1. ALU 2. CU 3. Registers KEY POINTS When the memory cell size is 8-bit the corresponding address space is called as byte address. 3. Memory address interpretation mechanism is of two types: (a) Little-Endian (b) Bit-Endian 4. Control pins are of three types: (a) Active low Eg: RD, WR, INTA (b) Active high Eg: ALE, INTR, HOLD (c) Time multiplexed Eg: AD0 AD7 5. To provide the efficient communication between the CPU, memory and I/O the system bus contains three category of lines: (a) Address lines (Unidirectional) (b) Data lines (Bi-directional) (c) Control lines (Bi-directional) 6. Instruction cycle consist of two sub-cycles: (a) Fetch cycle (b) Execution cycle 7. Main program is suspended during the execution of subprogram. 8. Bus configuration is of three types: 1. IO processor 2. Isolated IO 3. Memory Mapped IO. 9. The non-maskable interrupt has higher priority than the maskable interrupt. 10. Direct AM is normally used for Global variables. 11. Auto index AM is used for pushing and popping the parameters. 12. Register Indirect AM is used for holding pointers and register direct AM is for holding local variables of procedures. Classroom Postal Correspondence Test-Series2016 All Rights Reserved
16 THIS IS A SAMPLE FILE To buy complete package of TTA Study materials & Postal Course 16 us following details at eiidelhi@gmail.com EXCLUSIVE coaching program for TTA-JE (BSNL) Enroll your seats immediately (Ltd. Seats ) Classroom Batch for TTA Coaching : REGULAR 2 Months TTA-Distance learning / TTA-Postal Correspondence course All India Test Series Classroom Postal Correspondence Test-Series2016 All Rights Reserved
17 17 BSNL TTA-JE: Regular Classroom Online Test Series Postal Correspondence BSNL JTO: Regular Classroom Online Test Series Postal Correspondence BSNL JTO LICE: Regular Classroom Online Test Series Postal Correspondence Ph , GATE IES PSUs Regular Classroom Online Test Series Postal Correspondence Classroom Postal Correspondence Test-Series2016 All Rights Reserved
MICROPROCESSOR. Exclusive for IACE Students www.iace.co.in iacehyd.blogspot.in Ph: 9700077455/422 Page 1
MICROPROCESSOR A microprocessor incorporates the functions of a computer s central processing unit (CPU) on a single Integrated (IC), or at most a few integrated circuit. It is a multipurpose, programmable
More informationMICROPROCESSOR AND MICROCOMPUTER BASICS
Introduction MICROPROCESSOR AND MICROCOMPUTER BASICS At present there are many types and sizes of computers available. These computers are designed and constructed based on digital and Integrated Circuit
More information150127-Microprocessor & Assembly Language
Chapter 3 Z80 Microprocessor Architecture The Z 80 is one of the most talented 8 bit microprocessors, and many microprocessor-based systems are designed around the Z80. The Z80 microprocessor needs an
More informationPART B QUESTIONS AND ANSWERS UNIT I
PART B QUESTIONS AND ANSWERS UNIT I 1. Explain the architecture of 8085 microprocessor? Logic pin out of 8085 microprocessor Address bus: unidirectional bus, used as high order bus Data bus: bi-directional
More information(Refer Slide Time: 00:01:16 min)
Digital Computer Organization Prof. P. K. Biswas Department of Electronic & Electrical Communication Engineering Indian Institute of Technology, Kharagpur Lecture No. # 04 CPU Design: Tirning & Control
More informationAdvanced Computer Architecture-CS501. Computer Systems Design and Architecture 2.1, 2.2, 3.2
Lecture Handout Computer Architecture Lecture No. 2 Reading Material Vincent P. Heuring&Harry F. Jordan Chapter 2,Chapter3 Computer Systems Design and Architecture 2.1, 2.2, 3.2 Summary 1) A taxonomy of
More informationCHAPTER 7: The CPU and Memory
CHAPTER 7: The CPU and Memory The Architecture of Computer Hardware, Systems Software & Networking: An Information Technology Approach 4th Edition, Irv Englander John Wiley and Sons 2010 PowerPoint slides
More information8085 INSTRUCTION SET
DATA TRANSFER INSTRUCTIONS Opcode Operand Description 8085 INSTRUCTION SET INSTRUCTION DETAILS Copy from source to destination OV Rd, Rs This instruction copies the contents of the source, Rs register
More informationChapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language
Chapter 4 Register Transfer and Microoperations Section 4.1 Register Transfer Language Digital systems are composed of modules that are constructed from digital components, such as registers, decoders,
More informationMACHINE ARCHITECTURE & LANGUAGE
in the name of God the compassionate, the merciful notes on MACHINE ARCHITECTURE & LANGUAGE compiled by Jumong Chap. 9 Microprocessor Fundamentals A system designer should consider a microprocessor-based
More informationChapter 5 Instructor's Manual
The Essentials of Computer Organization and Architecture Linda Null and Julia Lobur Jones and Bartlett Publishers, 2003 Chapter 5 Instructor's Manual Chapter Objectives Chapter 5, A Closer Look at Instruction
More informationZ80 Instruction Set. Z80 Assembly Language
75 Z80 Assembly Language The assembly language allows the user to write a program without concern for memory addresses or machine instruction formats. It uses symbolic addresses to identify memory locations
More informationPROBLEMS (Cap. 4 - Istruzioni macchina)
98 CHAPTER 2 MACHINE INSTRUCTIONS AND PROGRAMS PROBLEMS (Cap. 4 - Istruzioni macchina) 2.1 Represent the decimal values 5, 2, 14, 10, 26, 19, 51, and 43, as signed, 7-bit numbers in the following binary
More informationZ80 Microprocessors Z80 CPU. User Manual UM008006-0714. Copyright 2014 Zilog, Inc. All rights reserved. www.zilog.com
Z80 Microprocessors Z80 CPU UM008006-0714 Copyright 2014 Zilog, Inc. All rights reserved. www.zilog.com ii Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS. LIFE SUPPORT POLICY ZILOG S PRODUCTS
More informationSystems I: Computer Organization and Architecture
Systems I: Computer Organization and Architecture Lecture : Microprogrammed Control Microprogramming The control unit is responsible for initiating the sequence of microoperations that comprise instructions.
More information1 Classical Universal Computer 3
Chapter 6: Machine Language and Assembler Christian Jacob 1 Classical Universal Computer 3 1.1 Von Neumann Architecture 3 1.2 CPU and RAM 5 1.3 Arithmetic Logical Unit (ALU) 6 1.4 Arithmetic Logical Unit
More informationComputer Organization and Architecture
Computer Organization and Architecture Chapter 11 Instruction Sets: Addressing Modes and Formats Instruction Set Design One goal of instruction set design is to minimize instruction length Another goal
More informationAn Introduction to the ARM 7 Architecture
An Introduction to the ARM 7 Architecture Trevor Martin CEng, MIEE Technical Director This article gives an overview of the ARM 7 architecture and a description of its major features for a developer new
More informationFaculty of Engineering Student Number:
Philadelphia University Student Name: Faculty of Engineering Student Number: Dept. of Computer Engineering Final Exam, First Semester: 2012/2013 Course Title: Microprocessors Date: 17/01//2013 Course No:
More informationComputer organization
Computer organization Computer design an application of digital logic design procedures Computer = processing unit + memory system Processing unit = control + datapath Control = finite state machine inputs
More informationCOMPUTERS ORGANIZATION 2ND YEAR COMPUTE SCIENCE MANAGEMENT ENGINEERING JOSÉ GARCÍA RODRÍGUEZ JOSÉ ANTONIO SERRA PÉREZ
COMPUTERS ORGANIZATION 2ND YEAR COMPUTE SCIENCE MANAGEMENT ENGINEERING UNIT 1 - INTRODUCTION JOSÉ GARCÍA RODRÍGUEZ JOSÉ ANTONIO SERRA PÉREZ Unit 1.MaNoTaS 1 Definitions (I) Description A computer is: A
More informationBASIC COMPUTER ORGANIZATION AND DESIGN
1 BASIC COMPUTER ORGANIZATION AND DESIGN Instruction Codes Computer Registers Computer Instructions Timing and Control Instruction Cycle Memory Reference Instructions Input-Output and Interrupt Complete
More informationA s we saw in Chapter 4, a CPU contains three main sections: the register section,
6 CPU Design A s we saw in Chapter 4, a CPU contains three main sections: the register section, the arithmetic/logic unit (ALU), and the control unit. These sections work together to perform the sequences
More informationEECS 427 RISC PROCESSOR
RISC PROCESSOR ISA FOR EECS 427 PROCESSOR ImmHi/ ImmLo/ OP Code Rdest OP Code Ext Rsrc Mnemonic Operands 15-12 11-8 7-4 3-0 Notes (* is Baseline) ADD Rsrc, Rdest 0000 Rdest 0101 Rsrc * ADDI Imm, Rdest
More informationLSN 2 Computer Processors
LSN 2 Computer Processors Department of Engineering Technology LSN 2 Computer Processors Microprocessors Design Instruction set Processor organization Processor performance Bandwidth Clock speed LSN 2
More informationInstruction Set Architecture (ISA)
Instruction Set Architecture (ISA) * Instruction set architecture of a machine fills the semantic gap between the user and the machine. * ISA serves as the starting point for the design of a new machine
More informationTIMING DIAGRAM O 8085
5 TIMING DIAGRAM O 8085 5.1 INTRODUCTION Timing diagram is the display of initiation of read/write and transfer of data operations under the control of 3-status signals IO / M, S 1, and S 0. As the heartbeat
More informationMicrocontroller Basics A microcontroller is a small, low-cost computer-on-a-chip which usually includes:
Microcontroller Basics A microcontroller is a small, low-cost computer-on-a-chip which usually includes: An 8 or 16 bit microprocessor (CPU). A small amount of RAM. Programmable ROM and/or flash memory.
More informationPROGRAMMABLE LOGIC CONTROLLERS Unit code: A/601/1625 QCF level: 4 Credit value: 15 TUTORIAL OUTCOME 2 Part 1
UNIT 22: PROGRAMMABLE LOGIC CONTROLLERS Unit code: A/601/1625 QCF level: 4 Credit value: 15 TUTORIAL OUTCOME 2 Part 1 This work covers part of outcome 2 of the Edexcel standard module. The material is
More informationHow It All Works. Other M68000 Updates. Basic Control Signals. Basic Control Signals
CPU Architectures Motorola 68000 Several CPU architectures exist currently: Motorola Intel AMD (Advanced Micro Devices) PowerPC Pick one to study; others will be variations on this. Arbitrary pick: Motorola
More information2) Write in detail the issues in the design of code generator.
COMPUTER SCIENCE AND ENGINEERING VI SEM CSE Principles of Compiler Design Unit-IV Question and answers UNIT IV CODE GENERATION 9 Issues in the design of code generator The target machine Runtime Storage
More informationCentral Processing Unit (CPU)
Central Processing Unit (CPU) CPU is the heart and brain It interprets and executes machine level instructions Controls data transfer from/to Main Memory (MM) and CPU Detects any errors In the following
More informationMICROPROCESSOR BCA IV Sem MULTIPLE CHOICE QUESTIONS
MICROPROCESSOR BCA IV Sem MULTIPLE CHOICE QUESTIONS 1) Which is the microprocessor comprises: a. Register section b. One or more ALU c. Control unit 2) What is the store by register? a. data b. operands
More informationZ80 Family. CPU User Manual
Z80 Family CPU User Manual User Manual ZiLOG Worldwide Headquarters 532 Race Street San Jose, CA 95126-3432 Telephone: 408.558.8500 Fax: 408.558.8300 www.zilog.com This publication is subject to replacement
More informationModule 2 Stacks and Queues: Abstract Data Types
Module 2 Stacks and Queues: Abstract Data Types A stack is one of the most important and useful non-primitive linear data structure in computer science. It is an ordered collection of items into which
More informationLABORATORY MANUAL EE0310 MICROPROCESSOR & MICROCONTROLLER LAB
LABORATORY MANUAL EE0310 MICROPROCESSOR & MICROCONTROLLER LAB DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING FACULTY OF ENGINEERING & TECHNOLOGY SRM UNIVERSITY, Kattankulathur 603 203 1 LIST OF EXEPRIMENTS
More informationDEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC6504 - Microprocessor & Microcontroller Year/Sem : II/IV
DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC6504 - Microprocessor & Microcontroller Year/Sem : II/IV UNIT I THE 8086 MICROPROCESSOR 1. What is the purpose of segment registers
More informationA single register, called the accumulator, stores the. operand before the operation, and stores the result. Add y # add y from memory to the acc
Other architectures Example. Accumulator-based machines A single register, called the accumulator, stores the operand before the operation, and stores the result after the operation. Load x # into acc
More informationInstruction Set Architecture. or How to talk to computers if you aren t in Star Trek
Instruction Set Architecture or How to talk to computers if you aren t in Star Trek The Instruction Set Architecture Application Compiler Instr. Set Proc. Operating System I/O system Instruction Set Architecture
More informationM A S S A C H U S E T T S I N S T I T U T E O F T E C H N O L O G Y DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE
M A S S A C H U S E T T S I N S T I T U T E O F T E C H N O L O G Y DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE 1. Introduction 6.004 Computation Structures β Documentation This handout is
More informationCentral Processing Unit
Chapter 4 Central Processing Unit 1. CPU organization and operation flowchart 1.1. General concepts The primary function of the Central Processing Unit is to execute sequences of instructions representing
More informationCPU Organization and Assembly Language
COS 140 Foundations of Computer Science School of Computing and Information Science University of Maine October 2, 2015 Outline 1 2 3 4 5 6 7 8 Homework and announcements Reading: Chapter 12 Homework:
More informationInstruction Set Design
Instruction Set Design Instruction Set Architecture: to what purpose? ISA provides the level of abstraction between the software and the hardware One of the most important abstraction in CS It s narrow,
More informationPES Institute of Technology-BSC QUESTION BANK
PES Institute of Technology-BSC Faculty: Mrs. R.Bharathi CS35: Data Structures Using C QUESTION BANK UNIT I -BASIC CONCEPTS 1. What is an ADT? Briefly explain the categories that classify the functions
More informationM6800. Assembly Language Programming
M6800 Assembly Language Programming 1 3. MC6802 MICROPROCESSOR MC6802 microprocessor runs in 1MHz clock cycle. It has 64 Kbyte memory address capacity using 16-bit addressing path (A0-A15). The 8-bit data
More informationAn Overview of Stack Architecture and the PSC 1000 Microprocessor
An Overview of Stack Architecture and the PSC 1000 Microprocessor Introduction A stack is an important data handling structure used in computing. Specifically, a stack is a dynamic set of elements in which
More informationSystems I: Computer Organization and Architecture
Systems I: Computer Organization and Architecture Lecture 9 - Register Transfer and Microoperations Microoperations Digital systems are modular in nature, with modules containing registers, decoders, arithmetic
More information10CS35: Data Structures Using C
CS35: Data Structures Using C QUESTION BANK REVIEW OF STRUCTURES AND POINTERS, INTRODUCTION TO SPECIAL FEATURES OF C OBJECTIVE: Learn : Usage of structures, unions - a conventional tool for handling a
More informationBCD (ASCII) Arithmetic. Where and Why is BCD used? Packed BCD, ASCII, Unpacked BCD. BCD Adjustment Instructions AAA. Example
BCD (ASCII) Arithmetic We will first look at unpacked BCD which means strings that look like '4567'. Bytes then look like 34h 35h 36h 37h OR: 04h 05h 06h 07h x86 processors also have instructions for packed
More informationChapter 2 Topics. 2.1 Classification of Computers & Instructions 2.2 Classes of Instruction Sets 2.3 Informal Description of Simple RISC Computer, SRC
Chapter 2 Topics 2.1 Classification of Computers & Instructions 2.2 Classes of Instruction Sets 2.3 Informal Description of Simple RISC Computer, SRC See Appendix C for Assembly language information. 2.4
More informationMACHINE INSTRUCTIONS AND PROGRAMS
CHAPTER 2 MACHINE INSTRUCTIONS AND PROGRAMS CHAPTER OBJECTIVES In this chapter you will learn about: Machine instructions and program execution, including branching and subroutine call and return operations
More informationInstruction Set Architecture
Instruction Set Architecture Consider x := y+z. (x, y, z are memory variables) 1-address instructions 2-address instructions LOAD y (r :=y) ADD y,z (y := y+z) ADD z (r:=r+z) MOVE x,y (x := y) STORE x (x:=r)
More informationLet s put together a Manual Processor
Lecture 14 Let s put together a Manual Processor Hardware Lecture 14 Slide 1 The processor Inside every computer there is at least one processor which can take an instruction, some operands and produce
More information8086 Microprocessor (cont..)
8086 Microprocessor (cont..) It is a 16 bit µp. 8086 has a 20 bit address bus can access upto 2 20 memory locations ( 1 MB). It can support upto 64K I/O ports. It provides 14, 16-bit registers. It has
More information8051 hardware summary
8051 hardware summary 8051 block diagram 8051 pinouts + 5V ports port 0 port 1 port 2 port 3 : dual-purpose (general-purpose, external memory address and data) : dedicated (interfacing to external devices)
More informationCentral Processing Unit Simulation Version v2.5 (July 2005) Charles André University Nice-Sophia Antipolis
Central Processing Unit Simulation Version v2.5 (July 2005) Charles André University Nice-Sophia Antipolis 1 1 Table of Contents 1 Table of Contents... 3 2 Overview... 5 3 Installation... 7 4 The CPU
More informationExperiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa
Experiment # 9 Clock generator circuits & Counters Eng. Waleed Y. Mousa 1. Objectives: 1. Understanding the principles and construction of Clock generator. 2. To be familiar with clock pulse generation
More informationTHUMB Instruction Set
5 THUMB Instruction Set This chapter describes the THUMB instruction set. Format Summary 5-2 Opcode Summary 5-3 5. Format : move shifted register 5-5 5.2 Format 2: add/subtract 5-7 5.3 Format 3: move/compare/add/subtract
More informationAdministrative Issues
CSC 3210 Computer Organization and Programming Introduction and Overview Dr. Anu Bourgeois (modified by Yuan Long) Administrative Issues Required Prerequisites CSc 2010 Intro to CSc CSc 2310 Java Programming
More informationComp 255Q - 1M: Computer Organization Lab #3 - Machine Language Programs for the PDP-8
Comp 255Q - 1M: Computer Organization Lab #3 - Machine Language Programs for the PDP-8 January 22, 2013 Name: Grade /10 Introduction: In this lab you will write, test, and execute a number of simple PDP-8
More informationCHAPTER 4 MARIE: An Introduction to a Simple Computer
CHAPTER 4 MARIE: An Introduction to a Simple Computer 4.1 Introduction 195 4.2 CPU Basics and Organization 195 4.2.1 The Registers 196 4.2.2 The ALU 197 4.2.3 The Control Unit 197 4.3 The Bus 197 4.4 Clocks
More informationCS101 Lecture 26: Low Level Programming. John Magee 30 July 2013 Some material copyright Jones and Bartlett. Overview/Questions
CS101 Lecture 26: Low Level Programming John Magee 30 July 2013 Some material copyright Jones and Bartlett 1 Overview/Questions What did we do last time? How can we control the computer s circuits? How
More informationChapter 9 Computer Design Basics!
Logic and Computer Design Fundamentals Chapter 9 Computer Design Basics! Part 2 A Simple Computer! Charles Kime & Thomas Kaminski 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode)
More information8-Bit Flash Microcontroller for Smart Cards. AT89SCXXXXA Summary. Features. Description. Complete datasheet available under NDA
Features Compatible with MCS-51 products On-chip Flash Program Memory Endurance: 1,000 Write/Erase Cycles On-chip EEPROM Data Memory Endurance: 100,000 Write/Erase Cycles 512 x 8-bit RAM ISO 7816 I/O Port
More informationDEPARTMENT OF INFORMATION TECHNLOGY
DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF INFORMATION TECHNLOGY Lab Manual for Computer Organization Lab ECS-453
More informationLecture 3 Addressing Modes, Instruction Samples, Machine Code, Instruction Execution Cycle
Lecture 3 Addressing Modes, Instruction Samples, Machine Code, Instruction Execution Cycle Contents 3.1. Register Transfer Notation... 2 3.2. HCS12 Addressing Modes... 2 1. Inherent Mode (INH)... 2 2.
More informationThe 104 Duke_ACC Machine
The 104 Duke_ACC Machine The goal of the next two lessons is to design and simulate a simple accumulator-based processor. The specifications for this processor and some of the QuartusII design components
More informationChapter 2 Logic Gates and Introduction to Computer Architecture
Chapter 2 Logic Gates and Introduction to Computer Architecture 2.1 Introduction The basic components of an Integrated Circuit (IC) is logic gates which made of transistors, in digital system there are
More informationMicroprocessor/Microcontroller. Introduction
Microprocessor/Microcontroller Introduction Microprocessor/Microcontroller microprocessor - also known as a CU or central processing unit - is a complete computation engine that is fabricated on a single
More informationChapter 2 Basic Structure of Computers. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 2 Basic Structure of Computers Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Functional Units Basic Operational Concepts Bus Structures Software
More informationProgrammer s Model = model of µc useful to view hardware during execution of software instructions
HC12/S12 Programmer s Model Programmer s Model = model of µc useful to view hardware during execution of software instructions Recall: General Microcontroller/Computer Architecture note: Control Unit &
More informationUNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC180B Lab 7: MISP Processor Design Spring 1995
UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering EEC180B Lab 7: MISP Processor Design Spring 1995 Objective: In this lab, you will complete the design of the MISP processor,
More informationIntroduction. What is an Operating System?
Introduction What is an Operating System? 1 What is an Operating System? 2 Why is an Operating System Needed? 3 How Did They Develop? Historical Approach Affect of Architecture 4 Efficient Utilization
More informationApplication Note 195. ARM11 performance monitor unit. Document number: ARM DAI 195B Issued: 15th February, 2008 Copyright ARM Limited 2007
Application Note 195 ARM11 performance monitor unit Document number: ARM DAI 195B Issued: 15th February, 2008 Copyright ARM Limited 2007 Copyright 2007 ARM Limited. All rights reserved. Application Note
More informationX86-64 Architecture Guide
X86-64 Architecture Guide For the code-generation project, we shall expose you to a simplified version of the x86-64 platform. Example Consider the following Decaf program: class Program { int foo(int
More informationNotes on Assembly Language
Notes on Assembly Language Brief introduction to assembly programming The main components of a computer that take part in the execution of a program written in assembly code are the following: A set of
More informationOAMulator. Online One Address Machine emulator and OAMPL compiler. http://myspiders.biz.uiowa.edu/~fil/oam/
OAMulator Online One Address Machine emulator and OAMPL compiler http://myspiders.biz.uiowa.edu/~fil/oam/ OAMulator educational goals OAM emulator concepts Von Neumann architecture Registers, ALU, controller
More information1) The postfix expression for the infix expression A+B*(C+D)/F+D*E is ABCD+*F/DE*++
Answer the following 1) The postfix expression for the infix expression A+B*(C+D)/F+D*E is ABCD+*F/DE*++ 2) Which data structure is needed to convert infix notations to postfix notations? Stack 3) The
More informationData Cables. Schmitt TTL LABORATORY ELECTRONICS II
Data Cables Data cables link one instrument to another. Signals can attenuate or disperse on long wires. A direct wire works best for short cables of less than 10 ft. A TTL cable connection can use a Schmitt
More informationİSTANBUL AYDIN UNIVERSITY
İSTANBUL AYDIN UNIVERSITY FACULTY OF ENGİNEERİNG SOFTWARE ENGINEERING THE PROJECT OF THE INSTRUCTION SET COMPUTER ORGANIZATION GÖZDE ARAS B1205.090015 Instructor: Prof. Dr. HASAN HÜSEYİN BALIK DECEMBER
More informationChapter 4 Lecture 5 The Microarchitecture Level Integer JAVA Virtual Machine
Chapter 4 Lecture 5 The Microarchitecture Level Integer JAVA Virtual Machine This is a limited version of a hardware implementation to execute the JAVA programming language. 1 of 23 Structured Computer
More informationCSC 2405: Computer Systems II
CSC 2405: Computer Systems II Spring 2013 (TR 8:30-9:45 in G86) Mirela Damian http://www.csc.villanova.edu/~mdamian/csc2405/ Introductions Mirela Damian Room 167A in the Mendel Science Building mirela.damian@villanova.edu
More informationETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies
ETEC 2301 Programmable Logic Devices Chapter 10 Counters Shawnee State University Department of Industrial and Engineering Technologies Copyright 2007 by Janna B. Gallaher Asynchronous Counter Operation
More informationEC 362 Problem Set #2
EC 362 Problem Set #2 1) Using Single Precision IEEE 754, what is FF28 0000? 2) Suppose the fraction enhanced of a processor is 40% and the speedup of the enhancement was tenfold. What is the overall speedup?
More informationThe x86 PC: Assembly Language, Design, and Interfacing 5 th Edition
Online Instructor s Manual to accompany The x86 PC: Assembly Language, Design, and Interfacing 5 th Edition Muhammad Ali Mazidi Janice Gillispie Mazidi Danny Causey Prentice Hall Boston Columbus Indianapolis
More informationFlash Microcontroller. Architectural Overview. Features. Block Diagram. Figure 1. Block Diagram of the AT89C core
Features 8-Bit CPU Optimized for Control Applications Extensive Boolean Processing Capabilities (Single-Bit Logic) On-Chip Flash Program Memory On-Chip Data RAM Bidirectional and Individually Addressable
More informationA3 Computer Architecture
A3 Computer Architecture Engineering Science 3rd year A3 Lectures Prof David Murray david.murray@eng.ox.ac.uk www.robots.ox.ac.uk/ dwm/courses/3co Michaelmas 2000 1 / 1 6. Stacks, Subroutines, and Memory
More informationCOMPUTER ORGANIZATION AND ARCHITECTURE. Slides Courtesy of Carl Hamacher, Computer Organization, Fifth edition,mcgrawhill
COMPUTER ORGANIZATION AND ARCHITECTURE Slides Courtesy of Carl Hamacher, Computer Organization, Fifth edition,mcgrawhill COMPUTER ORGANISATION AND ARCHITECTURE The components from which computers are built,
More informationExceptions in MIPS. know the exception mechanism in MIPS be able to write a simple exception handler for a MIPS machine
7 Objectives After completing this lab you will: know the exception mechanism in MIPS be able to write a simple exception handler for a MIPS machine Introduction Branches and jumps provide ways to change
More informationInterrupts. 1.Maskable interrupt request can be ignored or delayed by the microprocessor and used in telephone
Interrupts The interrupt I/O is a process of data transfer where-by an external device or a peripheral can inform the microprocessor that it is ready for communication The interrupt requests are classified
More informationQ. Consider a dynamic instruction execution (an execution trace, in other words) that consists of repeats of code in this pattern:
Pipelining HW Q. Can a MIPS SW instruction executing in a simple 5-stage pipelined implementation have a data dependency hazard of any type resulting in a nop bubble? If so, show an example; if not, prove
More informationCS412/CS413. Introduction to Compilers Tim Teitelbaum. Lecture 20: Stack Frames 7 March 08
CS412/CS413 Introduction to Compilers Tim Teitelbaum Lecture 20: Stack Frames 7 March 08 CS 412/413 Spring 2008 Introduction to Compilers 1 Where We Are Source code if (b == 0) a = b; Low-level IR code
More informationException and Interrupt Handling in ARM
Exception and Interrupt Handling in ARM Architectures and Design Methods for Embedded Systems Summer Semester 2006 Author: Ahmed Fathy Mohammed Abdelrazek Advisor: Dominik Lücke Abstract We discuss exceptions
More informationDigital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng
Digital Logic Design Basics Combinational Circuits Sequential Circuits Pu-Jen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals of Computer Organization and Design. Introduction
More informationCounters and Decoders
Physics 3330 Experiment #10 Fall 1999 Purpose Counters and Decoders In this experiment, you will design and construct a 4-bit ripple-through decade counter with a decimal read-out display. Such a counter
More informationCHAPTER 3 Boolean Algebra and Digital Logic
CHAPTER 3 Boolean Algebra and Digital Logic 3.1 Introduction 121 3.2 Boolean Algebra 122 3.2.1 Boolean Expressions 123 3.2.2 Boolean Identities 124 3.2.3 Simplification of Boolean Expressions 126 3.2.4
More informationl C-Programming l A real computer language l Data Representation l Everything goes down to bits and bytes l Machine representation Language
198:211 Computer Architecture Topics: Processor Design Where are we now? C-Programming A real computer language Data Representation Everything goes down to bits and bytes Machine representation Language
More informationwhat operations can it perform? how does it perform them? on what kind of data? where are instructions and data stored?
Inside the CPU how does the CPU work? what operations can it perform? how does it perform them? on what kind of data? where are instructions and data stored? some short, boring programs to illustrate the
More information1 Description of The Simpletron
Simulating The Simpletron Computer 50 points 1 Description of The Simpletron In this assignment you will write a program to simulate a fictional computer that we will call the Simpletron. As its name implies
More information8051 MICROCONTROLLER COURSE
8051 MICROCONTROLLER COURSE Objective: 1. Familiarization with different types of Microcontroller 2. To know 8051 microcontroller in detail 3. Programming and Interfacing 8051 microcontroller Prerequisites:
More information