Stručný úvod do OS (2)
|
|
- Hugh Gilmore
- 7 years ago
- Views:
Transcription
1 Stručný úvod do OS (2) Ing. Viliam Solčány, PhD. ÓÐ ÒÝ Øº ØÙ º ZS 2011/2012 Viliam Solčány, FIIT STU Bratislava Operačné systémy 2011/12 Predn. 2 1 / 16
2 Osnova Základné hardvérové Registre Inštrukčný cyklus Prerušenie (Interrupt) Spôsoby spolupráce Systémové volania Viliam Solčány, FIIT STU Bratislava Operačné systémy 2011/12 Predn. 2 2 / 16
3 Registre Viliam Solčány, FIIT STU Bratislava Operačné systémy 2011/12 Predn. 2 3 / 16
4 Základné hardvérové Registre Procesor Hlavná pamät I/O moduly Disky a iné sekundárne pamät ové zariadenia Siet ové komunikačné zariadenia Terminály... Systémová zbernica slúži na komunikáciu medzi procesorom, pamät ou a I/O modulmi Viliam Solčány, FIIT STU Bratislava Operačné systémy 2011/12 Predn. 2 4 / 16
5 Základné hardvérové (2) Registre Zjednodušený, zovšeobecnený pohl ad PC IR Execution unit CPU MAR MBR I/O AR I/O BR System bus Main memory Instructions Data I/O module Buffers PC = Program counter IR = Instruction register MAR = Memory address register MBR = Memory buffer register I/O AR = I/O address register I/O BR = I/O buffer register Viliam Solčány, FIIT STU Bratislava Operačné systémy 2011/12 Predn. 2 5 / 16
6 Registre Registre Registre viditel né pre programy Riadiace a stavové registre Procesor ich používa na riadenie svojich operácií OS ich používa na riadenie vykonávania programov Patria sem Program Counter (PC) obsahuje adresu inštrukcie, ktorá sa ako d alšia načíta Instruction Register (IR) obsahuje posledne načítanú inštrukciu Program Status Word (PSW) bitové hodnoty Condition codes (flags) príznaky Bity nastavované procesorom po vykonaní inštrukcií Ovplyvňujú následne vykonávané inštrukcie -skoky,... Príklady: kladný/záporný výsledok, nula, pretečenie Interrupt enable/disable Kernel/user mode Viliam Solčány, FIIT STU Bratislava Operačné systémy 2011/12 Predn. 2 6 / 16
7 Registre (2) Registre Kernel/User mode privilegovaný/používatel ský režim OS ako správca prostriedkov potrebuje schopnosti nedostupné aplikáciam Príklad so zápisom na disk (vyššie): ak by aplikácie mohli priamo zapisovat na disk, OS by nemohol garantovat korektnost, integritu, bezpečnost dát na disku Tieto extra schopnosti majú podobu privilegovaných inštrukcií Sú potrebné pre správu prostriedkov OS, napr. komunikácia s I/O zariadeniami Môžu sa vykonávat len v privilegovanom režime, inak vznikne HW výnimka OS (jadro) beží v privilegovanom režime, aplikácie v neprivilegovanom Viliam Solčány, FIIT STU Bratislava Operačné systémy 2011/12 Predn. 2 7 / 16
8 Registre (3) Registre Kernel/User mode privilegovaný/používatel ský režim Prepnutie do privilegovaného režimu Aplikácia volá systémovú službu vykoná inštrukciu prepnutia do privileg. módu, alebo ÁÆÌ inštrukciu (programové prerušenie) Vznikne výnimka Príde HW prerušenie od nejakého zariadenia Prepnutie do používatel ského režimu Pri návrate z privilegovaného režimu (privilegovanou inštrukciou) Procesory Intel: 4 úrovne privilegovanosti ( rings ), vačšina OS využíva len dva Viliam Solčány, FIIT STU Bratislava Operačné systémy 2011/12 Predn. 2 8 / 16
9 Inštrukčný cyklus Zjednodušený pohl ad Registre START Fetch next instruction Execute instruction HALT Vychádza z princípu navrhnutého J. von Neumann-om Adresa inštrukcie, ktorá sa načíta (z hlavnej pamäti) je v registri PC Register PC sa potom inkrementuje Inštrukcia sa uloží do registra IR, dekóduje sa a vykoná Viliam Solčány, FIIT STU Bratislava Operačné systémy 2011/12 Predn. 2 9 / 16
10 Prerušenie (Interrupt) Registre HW signál od zariadenia: zariadenie žiada pozornost CPU CPU preruší normálnu postupnost vykonávania inštrukcií a obslúži zariadenie Po ukončení obsluhy CPU pokračuje vo vykonávaní prerušeného (príp. iného) programu Prerušenie je jediný spôsob ako pozmenit základnú činnost (inštrukčný cyklus) Prerušenie umožňuje I/O zariadeniam pracovat súbežne s CPU CPU iniciuje I/O operáciu na zariadení a vykonáva d alšie inštrukcie Po ukončení I/O operácie zariadenie preruší procesor Zdrojom prerušení nie sú len zariadenia Vážna chyba vo vykonávaní programu výnimka delenie nulou, vykonanie nepovolenej inštrukcie, pretečenie,... Skutočné prerušenie od I/O zariadenia, časovača HW chyba Úmyselné programové prerušenie inštrukcia ÁÆÌ Viliam Solčány, FIIT STU Bratislava Operačné systémy 2011/12 Predn / 16
11 Prerušenie (2) Procesor s prerušeniami Registre Interrupts disabled START Fetch next instruction Execute instruction Interrupts enabled Check for intr.; Process intr. HALT Po vykonaní inštrukcie procesor zist uje, či prišlo prerušenie inštrukcie sú atomické vzhl adom na prerušenia Ak prerušenie prišlo, zistí sa jeho zdroj a spustí sa príslušná obslužná rutina (interrupt handler) Obslužné rutiny prerušení sú súčast ou jadra OS Viliam Solčány, FIIT STU Bratislava Operačné systémy 2011/12 Predn / 16
12 Spôsoby spolupráce Registre Programovo riadené I/O operácie 1. CPU pripraví potrebné dáta a vyšle príkaz I/O zariadeniu 2. CPU cyklicky číta a testuje stavový register zariadenia, kým operácia nie je dokončená 3. Po skončení cyklu CPU vykoná prípadný presun dát zo zariadenia do pamäti Nevyužívajú sa prerušenia CPU počas testovania stavu zariadenia nemôže vykonávat iné inštrukcie Neefektívne využitie CPU I/O zariadenia sú vel mi pomalé voči CPU jedna I/O operácia trvá tol ko čo rádovo milióny (i viac) inštrukcií na CPU Viliam Solčány, FIIT STU Bratislava Operačné systémy 2011/12 Predn / 16
13 Spôsoby spolupráce (2) Registre I/O operácie riadené prerušeniami 1. CPU pripraví potrebné dáta a vyšle príkaz I/O zariadeniu 2. CPU vykonáva iné, užitočné inštrukcie 3. Zariadenie po skončení operácie vyšle prerušenie 4. CPU prerušenie obslúži, dokončí operáciu, príp. presunie dáta zo zariadenia CPU nečaká na zariadenie CPU je prerušené pri prenesení každého slova/bajtu pri väčšom množstve dát stále vel a času CPU Priamy prístup do pamäti Direct Memory Access (DMA) HW zariadenie DMA modul riadi prenos celého bloku dát medzi I/O zariadením a hlavnou pamät ou CPU dá DMA modulu autoritu pristupovat do pamäti a iniciuje prenos Po ukončení prenosu bloku pošle DMA modul prerušenie CPU sa zúčastňuje len na zahájení a ukončení prenosu Viliam Solčány, FIIT STU Bratislava Operačné systémy 2011/12 Predn / 16
14 Systémové volania Viliam Solčány, FIIT STU Bratislava Operačné systémy 2011/12 Predn / 16
15 Systémové volania Systémové volania Umožňujú aplikáciam vstup do jadra a vykonanie operácii, ktoré jadro poskytuje (t.j. operácie rozšíreného stroja) je iný ako mechanizmus volania funkcií: kód jadra sa musí vykonávat v privilegovanom móde Vykonaním inštrukcie ÁÆÌ 1 všetky systémové volania idú do jadra cez ten istý vstupný bod Systémové volania sa rozlišujú číslom - odovzdá sa v registri Návratovú hodnotu jadro uloží do registra Pre jednoduché používanie sú systémové volania zabalené v knižničných funkciách, napr. ÓÔ Ò µ Ö µ ÓÖ µ... používanie v programoch je rovnaké ako volanie funkcií 1 Na architektúrach Intel typicky ÁÆÌ ¼, novšie procesory majú špecializovanú inštrukciu Ë Ë ÆÌ Ê Viliam Solčány, FIIT STU Bratislava Operačné systémy 2011/12 Predn / 16
16 Systémové volania (2) Systémové volania Odovzdávanie parametrov medzi procesom a jadrom V registroch sú dostupné procesu aj jadru V pamät ovej štruktúre, ktorej adresa sa umiestni do registra Na zásobníku proces vykoná ÔÙ ( ØÓÖ ), jadro vykoná ÔÓÔ (ÐÓ ) Viliam Solčány, FIIT STU Bratislava Operačné systémy 2011/12 Predn / 16
Chapter 1 Computer System Overview
Operating Systems: Internals and Design Principles Chapter 1 Computer System Overview Eighth Edition By William Stallings Operating System Exploits the hardware resources of one or more processors Provides
More informationLV5WDR Wireless Display Receiver Rýchla príručka
LV5WDR Wireless Display Receiver Rýchla príručka 1 1. Predstavenie Wireless display receiver S Wireless display receiver (ďalej len WDR) môžete jednoducho zobrazovať multimediálny obsah (videá, fotografie,
More informationWLA-5000AP. Quick Setup Guide. English. Slovensky. Česky. 802.11a/b/g Multi-function Wireless Access Point
802.11a/b/g Multi-function Wireless Access Point Quick Setup Guide 1 5 Česky 9 Important Information The AP+WDS mode s default IP address is 192.168.1.1 The Client mode s default IP is 192.168.1.2 The
More informationCONTEMPORARY POSSIBILITIES OF MODELING OF THE PROBLEMS OF VEHICLE TRACK INTERACTION
ROCZNIKI INŻYNIERII BUDOWLANEJ ZESZYT 8/2008 Komisja Inżynierii Budowlanej Oddział Polskiej Akademii Nauk w Katowicach CONTEMPORARY POSSIBILITIES OF MODELING OF THE PROBLEMS OF VEHICLE TRACK INTERACTION
More informationMôže sa to stať aj Vám - sofistikované cielené hrozby Ján Kvasnička
Môže sa to stať aj Vám - sofistikované cielené hrozby Ján Kvasnička Territory Account Manager Definícia cielených hrozieb Široký pojem pre charakterizovanie hrozieb, cielených na špecifické entity Často
More informationVirtual Machines. COMP 3361: Operating Systems I Winter 2015 http://www.cs.du.edu/3361
s COMP 3361: Operating Systems I Winter 2015 http://www.cs.du.edu/3361 1 Virtualization! Create illusion of multiple machines on the same physical hardware! Single computer hosts multiple virtual machines
More informationSledovanie čiary Projekt MRBT
VYSOKÉ UČENÍ TECHNIC KÉ V BRNĚ BRNO UNIVERSITY OF T ECHNOLOGY FAKULTA ELEKTROTECHNIKY A KOMUNIKAČNÍCH TECHNO LOGIÍ ÚSTAV AUTOMATIZA CE A MĚŘÍCÍ TECHNIKY FACULTY OF ELECTRICAL ENGINEERING AND COMUNICATION
More informationCentral Processing Unit (CPU)
Central Processing Unit (CPU) CPU is the heart and brain It interprets and executes machine level instructions Controls data transfer from/to Main Memory (MM) and CPU Detects any errors In the following
More information!T =!Mobile=== Nastavenia dátových a multimediálnych služieb pre multifunkčné zariadenia s operačným systémom Windows Mobile 5.0 NASTAVENIE MMS 1 /18
Nastavenia dátových a multimediálnych služieb pre multifunkčné zariadenia s operačným systémom Windows Mobile 5.0 Nastavenie je možné vykonať manuálnym resetom zariadenia, pričom všetky nastavenie sa vrátia
More information1. Computer System Structure and Components
1 Computer System Structure and Components Computer System Layers Various Computer Programs OS System Calls (eg, fork, execv, write, etc) KERNEL/Behavior or CPU Device Drivers Device Controllers Devices
More informationInput / Output and I/O Strategies
The Four Major Input / Output Strategies Preliminary Definitions A Silly Example to Illustrate Basic Definitions Input / Output and I/O Strategies A Context for Advanced I/O Strategies The Four Strategies
More information: Architectural Lighting : Interiérové svietidlá
SEC Lighting : Architectural Lighting : nteriérové svietidlá : Shape Harmony : Tradition The company SEC accepts with enthusiasm the challenges of continuously changing world. n our opinion, luminaries
More informationPracovná skupina 1 Energetický management a tvorba energetických plánov mesta
Pracovná skupina 1 Energetický management a tvorba energetických plánov mesta Metodológia a podpora poskytovaná v rámci Dohovoru primátorov a starostov Skúsenosti českých miest Skúsenosti mesta Litoměřice
More informationJEDNOFÁZOVÝ STATICKÝ ELEKTROMER NA VIACSADZBOVÉ MERANIE ČINNEJ ENERGIE
JEDNOFÁZOVÝ STATICKÝ ELEKTROMER NA VIACSADZBOVÉ MERANIE ČINNEJ ENERGIE AMS B1x-xAx Applied Meters, a. s. Budovateľská 50, 080 01 Prešov Tel.: +421-51-758 11 69, Fax: +421-51-758 11 68 Web: www.appliedmeters.com,
More informationIOMMU: A Detailed view
12/1/14 Security Level: Security Level: IOMMU: A Detailed view Anurup M. Sanil Kumar D. Nov, 2014 HUAWEI TECHNOLOGIES CO., LTD. Contents n IOMMU Introduction n IOMMU for ARM n Use cases n Software Architecture
More informationNovinky v Oracle Exadata Database Machine
ORACLE PRODUCT LOGO Novinky v Oracle Exadata Database Machine Gabriela Hečková 1 Copyright 2012, Oracle and/or its affiliates. All rights reserved. Agenda Exadata vývoj riešenia Nové vlastnosti Management
More informationPrestige 660HN-T3A Príručka k rýchlej inštalácii splittra a smerovača (routra)
Prestige 660HN-T3A Príručka k rýchlej inštalácii splittra a smerovača (routra) Volajte na našu zákaznícku linku: 02/208 28 208 Prestige 660HN-T3A Príručka k rýchlej inštalácii splittra a smerovača (routra)
More informationCOS 318: Operating Systems. I/O Device and Drivers. Input and Output. Definitions and General Method. Revisit Hardware
COS 318: Operating Systems I/O and Drivers Input and Output A computer s job is to process data Computation (, cache, and memory) Move data into and out of a system (between I/O devices and memory) Challenges
More informationWK29B / WK29W. Bluetooth Wireless Slim Keyboard. User manual ( 2 5 ) Uživatelský manuál ( 6 10) Užívateľský manuál (11 15)
WK29B / WK29W Bluetooth Wireless Slim Keyboard User manual ( 2 5 ) Uživatelský manuál ( 6 10) Užívateľský manuál (11 15) 1. Installing the batteries The EVOLVEO WK29B / WK29W keyboard uses two AAA alkaline
More informationChapter 11: Input/Output Organisation. Lesson 06: Programmed IO
Chapter 11: Input/Output Organisation Lesson 06: Programmed IO Objective Understand the programmed IO mode of data transfer Learn that the program waits for the ready status by repeatedly testing the status
More informationCS161: Operating Systems
CS161: Operating Systems Matt Welsh mdw@eecs.harvard.edu Lecture 2: OS Structure and System Calls February 6, 2007 1 Lecture Overview Protection Boundaries and Privilege Levels What makes the kernel different
More informationIntroduction. What is an Operating System?
Introduction What is an Operating System? 1 What is an Operating System? 2 Why is an Operating System Needed? 3 How Did They Develop? Historical Approach Affect of Architecture 4 Efficient Utilization
More information1.- L a m e j o r o p c ió n e s c l o na r e l d i s co ( s e e x p li c a r á d es p u é s ).
PROCEDIMIENTO DE RECUPERACION Y COPIAS DE SEGURIDAD DEL CORTAFUEGOS LINUX P ar a p od e r re c u p e ra r nu e s t r o c o rt a f u e go s an t e un d es a s t r e ( r ot u r a d e l di s c o o d e l a
More informationCSC 2405: Computer Systems II
CSC 2405: Computer Systems II Spring 2013 (TR 8:30-9:45 in G86) Mirela Damian http://www.csc.villanova.edu/~mdamian/csc2405/ Introductions Mirela Damian Room 167A in the Mendel Science Building mirela.damian@villanova.edu
More informationAn Introduction to the ARM 7 Architecture
An Introduction to the ARM 7 Architecture Trevor Martin CEng, MIEE Technical Director This article gives an overview of the ARM 7 architecture and a description of its major features for a developer new
More informationPORUCHY A OBNOVA OBALOVÝCH KONŠTRUKCIÍ BUDOV - Podbanské 2012
PORUCHY A OBNOVA OBALOVÝCH KONŠTRUKCIÍ BUDOV Podbanské 2012 CIEĽ A ZAMERANIE KONFERENCIE : Cieľom konferencie je poskytnúť priestor pre prezentovanie nových a aktuálnych výsledkov vedeckej a výskumnej
More informationCentral Processing Unit
Chapter 4 Central Processing Unit 1. CPU organization and operation flowchart 1.1. General concepts The primary function of the Central Processing Unit is to execute sequences of instructions representing
More informationChapter 2 Basic Structure of Computers. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 2 Basic Structure of Computers Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Functional Units Basic Operational Concepts Bus Structures Software
More informationCOMPUTER ARCHITECTURE. Input/Output
HUMBOLDT-UNIVERSITÄT ZU BERLIN INSTITUT FÜR INFORMATIK COMPUTER ARCHITECTURE Lecture 17 Input/Output Sommersemester 2002 Leitung: Prof. Dr. Miroslaw Malek www.informatik.hu-berlin.de/rok/ca CA - XVII -
More information1. Oblast rozvoj spolků a SU UK 1.1. Zvyšování kvalifikace Školení Zapojení do projektů Poradenství 1.2. Financování 1.2.1.
1. O b l a s t r o z v o j s p o l k a S U U K 1. 1. Z v y š o v á n í k v a l i f i k a c e Š k o l e n í o S t u d e n t s k á u n i e U n i v e r z i t y K a r l o v y ( d á l e j e n S U U K ) z í
More informationMICROPROCESSOR BCA IV Sem MULTIPLE CHOICE QUESTIONS
MICROPROCESSOR BCA IV Sem MULTIPLE CHOICE QUESTIONS 1) Which is the microprocessor comprises: a. Register section b. One or more ALU c. Control unit 2) What is the store by register? a. data b. operands
More information<Insert Picture Here> Single Sign-on a propagácia identít v heterogénnom prostredí
Single Sign-on a propagácia identít v heterogénnom prostredí Marian Kuna, Technology Sales Consultant Single Sign-On Wikipédia Single sign-on (SSO) je jednou
More informationIBM Security Framework: Identity & Access management, potreby a riešenia.
Juraj Polak IBM Security Framework: Identity & Access management, potreby a riešenia. Nová doba inteligentná infraštruktúra Globalizácia a globálne dostupné zdroje Miliardy mobilných zariadení s prístupom
More informationFastboot Techniques for x86 Architectures. Marcus Bortel Field Application Engineer QNX Software Systems
Fastboot Techniques for x86 Architectures Marcus Bortel Field Application Engineer QNX Software Systems Agenda Introduction BIOS and BIOS boot time Fastboot versus BIOS? Fastboot time Customizing the boot
More informationOperating Systems. Lecture 03. February 11, 2013
Operating Systems Lecture 03 February 11, 2013 Goals for Today Interrupts, traps and signals Hardware Protection System Calls Interrupts, Traps, and Signals The occurrence of an event is usually signaled
More informationVirtualization. Pradipta De pradipta.de@sunykorea.ac.kr
Virtualization Pradipta De pradipta.de@sunykorea.ac.kr Today s Topic Virtualization Basics System Virtualization Techniques CSE506: Ext Filesystem 2 Virtualization? A virtual machine (VM) is an emulation
More informationOSes. Arvind Seshadri Mark Luk Ning Qu Adrian Perrig SOSP2007. CyLab of CMU. SecVisor: A Tiny Hypervisor to Provide
SecVisor: A Seshadri Mark Luk Ning Qu CyLab of CMU SOSP2007 Outline Introduction Assumption SVM Background Design Problems Implementation Kernel Porting Evaluation Limitation Introducion Why? Only approved
More informationI/O Device and Drivers
COS 318: Operating Systems I/O Device and Drivers Prof. Margaret Martonosi Computer Science Department Princeton University http://www.cs.princeton.edu/courses/archive/fall11/cos318/ Announcements Project
More informationVirtualization. Jia Rao Assistant Professor in CS http://cs.uccs.edu/~jrao/
Virtualization Jia Rao Assistant Professor in CS http://cs.uccs.edu/~jrao/ What is Virtualization? Virtualization is the simulation of the software and/ or hardware upon which other software runs. This
More informationDEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC6504 - Microprocessor & Microcontroller Year/Sem : II/IV
DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC6504 - Microprocessor & Microcontroller Year/Sem : II/IV UNIT I THE 8086 MICROPROCESSOR 1. What is the purpose of segment registers
More informationTIMING DIAGRAM O 8085
5 TIMING DIAGRAM O 8085 5.1 INTRODUCTION Timing diagram is the display of initiation of read/write and transfer of data operations under the control of 3-status signals IO / M, S 1, and S 0. As the heartbeat
More informationÒ ÐÝÞ Ò ÔÐÓÊ ÓÛÒÐÓ ÈÖÓ Ð Û Ø ÁÒ¹ Ø ÐÐ ÒØ Å Ò Ö À Þ Ö ËÓ Ý Ò Ò Ü Ð Ï ÖÛ ØÞ ½ ½ ÁÒ Ø ØÙØ ĐÙÖ ËØ Ø Ø ÙÒ ĐÇ ÓÒÓÑ ØÖ ÀÙÑ ÓÐ Ø ÍÒ Ú Ö ØĐ Ø ÞÙ ÖÐ Ò ËÔ Ò Ù Ö ËØÖº ½ ½¼½ ÖÐ Ò ËÙÑÑ ÖÝ Ì Ô Ô Ö Ò Ü ÑÔÐ Ó Ø Ñ Ò Ò Ò
More informationBuilding a computer. Electronic Numerical Integrator and Computer (ENIAC)
Building a computer Electronic Numerical Integrator and Computer (ENIAC) CSCI 255: Introduc/on to Embedded Systems Keith Vertanen Copyright 2011 Layers of abstrac
More informationService -realization. Imported web -service interfaces. Web -service usage interface. Web -service specification. client. build/buy reuse/buy
Ò Å Ø Ó ÓÐÓ Ý ÓÖ Ï Ë ÖÚ Ò Ù Ò ÈÖÓ Å ÈºÈ Ô ÞÓ ÐÓÙ Ò Â Ò Ò ÁÒ ÓÐ Ì Ð ÙÖ ÍÒ Ú Ö ØÝ ÈÇ ÓÜ ¼½ ¼¼¼ Ä Ì Ð ÙÖ Æ Ø ÖÐ Ò Ñ Ô Ò Ù ºÒÐ ØÖ Øº ¹ Ù Ò Ø Ò ØØ ÒØ ÓÒ ÖÓÑ ÓÑÔÓÒ ÒØ ØÓ Û ÖÚ ÔÔÐ Ø ÓÒ º ÅÓ Ø ÒØ ÖÔÖ Ô Ò ÑÓ Ø
More informationViega Visign Cenník 2014
Viega Visign Cenník 2014 Ceny sú uvedené vrátane DPH Viega Eco Plus: Podomietková splachovacia nádržka na zabudovanie do odľahčených stien. Akčný balík Viega Eco Plus: prvok Viega Eco Plus + biela ovládacia
More informationLSN 2 Computer Processors
LSN 2 Computer Processors Department of Engineering Technology LSN 2 Computer Processors Microprocessors Design Instruction set Processor organization Processor performance Bandwidth Clock speed LSN 2
More informationBASIC COMPUTER ORGANIZATION AND DESIGN
1 BASIC COMPUTER ORGANIZATION AND DESIGN Instruction Codes Computer Registers Computer Instructions Timing and Control Instruction Cycle Memory Reference Instructions Input-Output and Interrupt Complete
More informationPripojenie k internetu v pevnej sieti
Pripojenie k internetu v pevnej sieti Názov programu/služby užívateľovi (Mbit/s) užívateľa (Mbit/s) (MB) Smerom k/od užívateľa Magio Internet M ADSL 2 0,5 300 000 0,25/0,13 Magio Internet L ADSL 5 0,5
More informationMICROPROCESSOR. Exclusive for IACE Students www.iace.co.in iacehyd.blogspot.in Ph: 9700077455/422 Page 1
MICROPROCESSOR A microprocessor incorporates the functions of a computer s central processing unit (CPU) on a single Integrated (IC), or at most a few integrated circuit. It is a multipurpose, programmable
More informationMICROPROCESSOR AND MICROCOMPUTER BASICS
Introduction MICROPROCESSOR AND MICROCOMPUTER BASICS At present there are many types and sizes of computers available. These computers are designed and constructed based on digital and Integrated Circuit
More informationNot exactly C (NXC) Príručka programátora
Not exactly C (NXC) Príručka programátora Manuál k verzii 1.0.1 b33 10. októbra, 2007 John Hansen preklad: 3. augusta 2009 Pavel Petrovič robotika.sk Obsah 1 Úvod...1 2 Jazyk NXC...2 2.1 Lexikálne pravidlá...2
More informationKVM: Kernel-based Virtualization Driver
KVM: Kernel-based Virtualization Driver White Paper Overview The current interest in virtualization has led to the creation of several different hypervisors. Most of these, however, predate hardware-assisted
More informationStorage. The text highlighted in green in these slides contain external hyperlinks. 1 / 14
Storage Compared to the performance parameters of the other components we have been studying, storage systems are much slower devices. Typical access times to rotating disk storage devices are in the millisecond
More informationProgramming Interface. for. Bus Master IDE Controller. Revision 1.0
Programming Interface for Bus Master IDE Controller Revision 1.0 5/16/94 Until this specification is ratified, it is solely owned and maintained by: Brad Hosler, Intel Corporation bwh@salem.intel.com (please
More informationINPUT/OUTPUT ORGANIZATION
INPUT/OUTPUT ORGANIZATION Accessing I/O Devices I/O interface Input/output mechanism Memory-mapped I/O Programmed I/O Interrupts Direct Memory Access Buses Synchronous Bus Asynchronous Bus I/O in CO and
More informationLast Class: OS and Computer Architecture. Last Class: OS and Computer Architecture
Last Class: OS and Computer Architecture System bus Network card CPU, memory, I/O devices, network card, system bus Lecture 3, page 1 Last Class: OS and Computer Architecture OS Service Protection Interrupts
More informationCOS 318: Operating Systems
COS 318: Operating Systems OS Structures and System Calls Andy Bavier Computer Science Department Princeton University http://www.cs.princeton.edu/courses/archive/fall10/cos318/ Outline Protection mechanisms
More informationCONSISTENCY IN THE IDENTITY MANAGEMENT
Slovak University of Technology in Bratislava Faculty of Informatics and Information Technologies FIIT-5220-47937 Bc. Katarína Valaliková CONSISTENCY IN THE IDENTITY MANAGEMENT Diploma thesis Supervisor:
More informationRychlý průvodce instalací Rýchly sprievodca inštaláciou
CZ SK Rychlý průvodce instalací Rýchly sprievodca inštaláciou Intuos5 Poznámka: chraňte svůj tablet. Vyměňujte včas hroty pera. Bližší informace najdete v Uživatelském manuálu. Poznámka: chráňte svoj
More informationThe PC Boot Process - Windows XP.
The PC Boot Process - Windows XP. Power supply switched on. The power supply performs a selftest. When all voltages and current levels are acceptable, the supply indicates that the power is stable and
More informationÙ ØÓÑ Ö Ö ÔÓÒ Ð Ø À Ú Ð Ö À Ú Ø Ñ ØÓ Ù Ú ÁÒ Ø Ø Ñ Ø Ò Ä Ñ Ø ÔÖÓ Ø ÐÛ Ý Ú Ø Ñ ½¹½ Ì Ù ØÓÑ Ö ÓÙÐ ººº ß Ú Ð Ö ÙØ Ñ Ý ÒÓØ ÓÑÔÐ Ø µ Ó Û Ø» Û ÒØ º ß Ú Ø Ñ ØÓ Ù Ø Ö ÕÙ Ö Ñ ÒØ Û Ø Ø ÖÓÙÔ ÙÖ Ò Ø ÔÖÓ Øº ß Ð ØÓ Ú
More informationNávod k použití: Boxovací stojan DUVLAN s pytlem a hruškou kód: DVLB1003
Návod na použitie: Boxovací stojan DUVLAN s vrecom a hruškou kód: DVLB1003 Návod k použití: Boxovací stojan DUVLAN s pytlem a hruškou kód: DVLB1003 User manual: DUVLAN with a boxing bag and a speed bag
More informationProceedings of the 5 th Annual Linux Showcase & Conference
USENIX Association Proceedings of the 5 th Annual Linux Showcase & Conference Oakland, California, USA November 5 10, 2001 THE ADVANCED COMPUTING SYSTEMS ASSOCIATION 2001 by The USENIX Association All
More informationVirtualization. Types of Interfaces
Virtualization Virtualization: extend or replace an existing interface to mimic the behavior of another system. Introduced in 1970s: run legacy software on newer mainframe hardware Handle platform diversity
More informationChapter 02: Computer Organization. Lesson 04: Functional units and components in a computer organization Part 3 Bus Structures
Chapter 02: Computer Organization Lesson 04: Functional units and components in a computer organization Part 3 Bus Structures Objective: Understand the IO Subsystem and Understand Bus Structures Understand
More informationSlovak University of Technology Bratislava Faculty of Informatics and Information Technologies PORT CONTROL PROTOCOL IN SOFTWARE DEFINED NETWORKS
Slovak University of Technology Bratislava Faculty of Informatics and Information Technologies FIIT-13428-5796 Kamil Burda PORT CONTROL PROTOCOL IN SOFTWARE DEFINED NETWORKS Diploma Thesis Degree Course:
More informationCHAPTER 4 MARIE: An Introduction to a Simple Computer
CHAPTER 4 MARIE: An Introduction to a Simple Computer 4.1 Introduction 195 4.2 CPU Basics and Organization 195 4.2.1 The Registers 196 4.2.2 The ALU 197 4.2.3 The Control Unit 197 4.3 The Bus 197 4.4 Clocks
More informationLecture 6: Introduction to MPI programming. Lecture 6: Introduction to MPI programming p. 1
Lecture 6: Introduction to MPI programming Lecture 6: Introduction to MPI programming p. 1 MPI (message passing interface) MPI is a library standard for programming distributed memory MPI implementation(s)
More informationWeb of Science a ďalšie nástroje na Web of Knowledge
Web of Science a ďalšie nástroje na Web of Knowledge Enikő Tóth Szász, Customer Education Specialist eniko.szasz@thomsonreuters.com http://webofknowledge.com http://wokinfo.com Cyklus výskumu Nápad Objavenie
More informationCPU Organization and Assembly Language
COS 140 Foundations of Computer Science School of Computing and Information Science University of Maine October 2, 2015 Outline 1 2 3 4 5 6 7 8 Homework and announcements Reading: Chapter 12 Homework:
More informationCHAPTER 7: The CPU and Memory
CHAPTER 7: The CPU and Memory The Architecture of Computer Hardware, Systems Software & Networking: An Information Technology Approach 4th Edition, Irv Englander John Wiley and Sons 2010 PowerPoint slides
More informationCPU Organisation and Operation
CPU Organisation and Operation The Fetch-Execute Cycle The operation of the CPU 1 is usually described in terms of the Fetch-Execute cycle. 2 Fetch-Execute Cycle Fetch the Instruction Increment the Program
More informationPSTN. Gateway. Switch. Supervisor PC. Ethernet LAN. IPCC Express SERVER. CallManager. IP Phone. IP Phone. Cust- DB
M IPCC EXPRESS Product Solution (IPCC - IP Co n t a c t Ce n t e r ) E i n f ü h r u n g Ü b e r h u nd e r t M il l io ne n N u t ze r - P r o g no s e n zu f o l g e w e r d e n e s in d ie s e m J ah
More informationVirtual Machine Security
Virtual Machine Security CSE497b - Spring 2007 Introduction Computer and Network Security Professor Jaeger www.cse.psu.edu/~tjaeger/cse497b-s07/ 1 Operating System Quandary Q: What is the primary goal
More informationPostup pre zistenie adries MAC a vytvorenie pripojenia. v OS Windows
1 Postup pre zistenie adries MAC a vytvorenie pripojenia v OS Windows Obsah: a) Zistenie hardwarovych adries MAC Windows 10 str. 2 Windows 8.1 str. 4 Windows 7 str. 6 Windows Vista str. 8 Windows XP str.
More informationKozmické poasie a energetické astice v kozme
Kozmické poasie a energetické astice v kozme De otvorených dverí, Košice 26.11.2008 Ústav experimentálnej fyziky SAV Košice Oddelenie kozmickej fyziky Karel Kudela kkudela@kosice.upjs.sk o je kozmické
More informationARM Virtualization: CPU & MMU Issues
ARM Virtualization: CPU & MMU Issues Prashanth Bungale, Sr. Member of Technical Staff 2010 VMware Inc. All rights reserved Overview Virtualizability and Sensitive Instructions ARM CPU State Sensitive Instructions
More informationPROBLEMS. which was discussed in Section 1.6.3.
22 CHAPTER 1 BASIC STRUCTURE OF COMPUTERS (Corrisponde al cap. 1 - Introduzione al calcolatore) PROBLEMS 1.1 List the steps needed to execute the machine instruction LOCA,R0 in terms of transfers between
More informationPART B QUESTIONS AND ANSWERS UNIT I
PART B QUESTIONS AND ANSWERS UNIT I 1. Explain the architecture of 8085 microprocessor? Logic pin out of 8085 microprocessor Address bus: unidirectional bus, used as high order bus Data bus: bi-directional
More informationVirtualization. P. A. Wilsey. The text highlighted in green in these slides contain external hyperlinks. 1 / 16
1 / 16 Virtualization P. A. Wilsey The text highlighted in green in these slides contain external hyperlinks. 2 / 16 Conventional System Viewed as Layers This illustration is a common presentation of the
More information1 9 / m S t a n d a r d w y m a g a ń - e g z a m i n m i s t r z o w s k i dla zawodu M E C H A N I K P O J A Z D Ó W S A M O C H O D O W Y C H Kod z klasyfikacji zawodów i sp e cjaln oś ci dla p ot r
More informationIOS110. Virtualization 5/27/2014 1
IOS110 Virtualization 5/27/2014 1 Agenda What is Virtualization? Types of Virtualization. Advantages and Disadvantages. Virtualization software Hyper V What is Virtualization? Virtualization Refers to
More informationOutline. Outline. Why virtualization? Why not virtualize? Today s data center. Cloud computing. Virtual resource pool
Outline CS 6V81-05: System Security and Malicious Code Analysis Overview of System ization: The most powerful platform for program analysis and system security Zhiqiang Lin Department of Computer Science
More informationIntel s Virtualization Extensions (VT-x) So you want to build a hypervisor?
Intel s Virtualization Extensions (VT-x) So you want to build a hypervisor? Mr. Jacob Torrey February 26, 2014 Dartmouth College 153 Brooks Road, Rome, NY 315.336.3306 http://ainfosec.com @JacobTorrey
More informationHow To Write To A Linux Memory Map On A Microsoft Zseries 2.2.2 (Amd64) On A Linux 2.3.2 2.4.2 3.5.2 4.5 (Amd32) (
Understanding Linux Memory Management SHARE 102 Session 9241 Dr. Ulrich Weigand Linux on zseries Development, IBM Lab Böblingen Ulrich.Weigand@de.ibm.com Linux Memory Management - A Mystery? What does
More informationInterrupts. 1.Maskable interrupt request can be ignored or delayed by the microprocessor and used in telephone
Interrupts The interrupt I/O is a process of data transfer where-by an external device or a peripheral can inform the microprocessor that it is ready for communication The interrupt requests are classified
More informationCOMPUTERS ORGANIZATION 2ND YEAR COMPUTE SCIENCE MANAGEMENT ENGINEERING UNIT 5 INPUT/OUTPUT UNIT JOSÉ GARCÍA RODRÍGUEZ JOSÉ ANTONIO SERRA PÉREZ
COMPUTERS ORGANIZATION 2ND YEAR COMPUTE SCIENCE MANAGEMENT ENGINEERING UNIT 5 INPUT/OUTPUT UNIT JOSÉ GARCÍA RODRÍGUEZ JOSÉ ANTONIO SERRA PÉREZ Tema 5. Unidad de E/S 1 I/O Unit Index Introduction. I/O Problem
More informationFIPS 140-2 Security Policy 3Com Embedded Firewall PCI Cards
FIPS 140-2 Security Policy 3Com Embedded Firewall PCI Cards 3Com Corporation 5403 Betsy Ross Drive Santa Clara, CA 95054 USA February 24, 2006 Revision Version 0.4 Page 1 of 15 1. Introduction The following
More informationSystem Virtual Machines
System Virtual Machines Introduction Key concepts Resource virtualization processors memory I/O devices Performance issues Applications 1 Introduction System virtual machine capable of supporting multiple
More informationN servers. Load-Balancing. A(t) speed s. clients. αn servers. (i) speed s. N servers speed αs. (ii)
ËÀÊ ÆÃ Ò Ï Ë ÖÚ Ö ÖÑ Å Ø Ó ÓÖ Ë Ð Ð È Ö ÓÖÑ Ò ÈÖ Ø ÓÒ Ò Å ÙÖ Ñ ÒØ ÃÓÒ Ø ÒØ ÒÓ È ÓÙÒ Ô ÖØÑ ÒØ Ó Ð ØÖ Ð Ò Ò Ö Ò Ò ÓÑÔÙØ Ö Ë Ò ÍÒ Ú Ö ØÝ Ó ËÓÙØ ÖÒ Ð ÓÖÒ Ñ Ð Ô ÓÙÒ Ù º Ù Ô ÓÒ ¼¼½¹¾½ ¹ ¼ Ö ¼ Å Ð ÒØÓ Ú º ¼ ÄÓ
More informationCS 61C: Great Ideas in Computer Architecture Virtual Memory Cont.
CS 61C: Great Ideas in Computer Architecture Virtual Memory Cont. Instructors: Vladimir Stojanovic & Nicholas Weaver http://inst.eecs.berkeley.edu/~cs61c/ 1 Bare 5-Stage Pipeline Physical Address PC Inst.
More informationCSCI 4717 Computer Architecture. Function. Data Storage. Data Processing. Data movement to a peripheral. Data Movement
CSCI 4717/5717 Computer Architecture Topic: Functional View & History Reading: Sections 1.2, 2.1, & 2.3 Function All computer functions are comprised of four basic operations: Data processing Data storage
More informationLast Class: OS and Computer Architecture. Last Class: OS and Computer Architecture
Last Class: OS and Computer Architecture System bus Network card CPU, memory, I/O devices, network card, system bus Lecture 3, page 1 Last Class: OS and Computer Architecture OS Service Protection Interrupts
More informationChapter 01: Introduction. Lesson 02 Evolution of Computers Part 2 First generation Computers
Chapter 01: Introduction Lesson 02 Evolution of Computers Part 2 First generation Computers Objective Understand how electronic computers evolved during the first generation of computers First Generation
More informationFull and Para Virtualization
Full and Para Virtualization Dr. Sanjay P. Ahuja, Ph.D. 2010-14 FIS Distinguished Professor of Computer Science School of Computing, UNF x86 Hardware Virtualization The x86 architecture offers four levels
More informationException and Interrupt Handling in ARM
Exception and Interrupt Handling in ARM Architectures and Design Methods for Embedded Systems Summer Semester 2006 Author: Ahmed Fathy Mohammed Abdelrazek Advisor: Dominik Lücke Abstract We discuss exceptions
More informationComputer Systems Structure Input/Output
Computer Systems Structure Input/Output Peripherals Computer Central Processing Unit Main Memory Computer Systems Interconnection Communication lines Input Output Ward 1 Ward 2 Examples of I/O Devices
More informationFRONT FLYLEAF PAGE. This page has been intentionally left blank
FRONT FLYLEAF PAGE This page has been intentionally left blank Abstract The research performed under this publication will combine virtualization technology with current kernel debugging techniques to
More informationGuardian: Hypervisor as Security Foothold for Personal Computers
Guardian: Hypervisor as Security Foothold for Personal Computers Yueqiang Cheng, Xuhua Ding Singapore Management University (SMU) The International Conference on Trust & Trustworthy Computing (TRUST),
More informationHow to design and implement firmware for embedded systems
How to design and implement firmware for embedded systems Last changes: 17.06.2010 Author: Rico Möckel The very beginning: What should I avoid when implementing firmware for embedded systems? Writing code
More information