Jitter in PCIe application on embedded boards with PLL Zero delay Clock buffer
|
|
- Lily Harrington
- 8 years ago
- Views:
Transcription
1 Jitter in PCIe application on embedded boards with PLL Zero delay Clock buffer Hermann Ruckerbauer EKH - EyeKnowHow Deggendorf, Germany Hermann.Ruckerbauer@EyeKnowHow.de
2 Agenda 1) PCI-Express Clocking 2) Motivation and Background 2a) Basics 2b) Clocking in different PCIe generations 2c) Different PCIe clocking architectures 3) Clock Compliance Test 4) Conclusion EKH - EyeKnowHow 3/1/2014 2
3 PCIe Clocking PCIe are working at speeds up to 8Gb/s the RefClk only works at 100MHz! While the data signals are treated as high speed, the clock is often treated as low speed signal But the PCIe specification relies on a well defined Jitter behavior, so it is very important to verify the RefClk behavior very carefully PCIe RefClk needs also be measured as part of the compliance measurements in a PCIe system! Jitter as well as Signal Integrity and AC parameter definition needs to be verified in these tests! EKH - EyeKnowHow 3/1/2014 3
4 Agenda 1) PCI-Express Clocking 2) Motivation and Background 2a) Basics 2b) Clocking in different PCIe generations 2c) Different PCIe clocking architectures 3) Clock Compliance Test 4) Conclusion EKH - EyeKnowHow 3/1/2014 4
5 Important Basics Jitter amplitude Jitter Explanation out of Agilent Jitter seminar 2006 Jitter Analysis Techniques for High Data Rates (Application Note 1432) Clock at ideal position EKH - EyeKnowHow 3/1/2014 5
6 Important Basics PLL Jitter Transfer Function PLL should follow Low Frequency Jitter (e. g. SSC or Wander) and cancel High Frequency Jitter Jitter Transfer function of a PLL Ideal behavior (blue line) As long PLL follows low frequency Jitter in the eye this is not seen in the Eye Diagram Possible real behavior (red Dots) If the PLL/CDR can not follow this Jitter it will show up in the Eye Diagram Things like Jitter Peaking are not considered in this picture 3 MHz SSC (30kHz) Effect of CDR (and Jitter Transfer function) on Jitter EKH - EyeKnowHow 3/1/2014 6
7 Important Basics Order of a PLL 1 st or 2 nd Order of a PLL*? *Source: Tutorial 18 and 19 EKH - EyeKnowHow 3/1/2014 7
8 Important Basics Order of a PLL for measurements The additional filter in a 2 nd order PLL would clean up the jitter in this signal If a system uses such a PLL for CDR it would not see this jitter PCIe devices should use at least 2 nd order PLLs 1 st order PLL 2 nd order PLL EKH - EyeKnowHow 3/1/2014 8
9 Agenda 1) PCI-Express Clocking 2) Motivation and Background 2a) Basics 2b) Clocking in different PCIe generations 2c) Different PCIe clocking architectures 3) Clock Compliance Test 4) Conclusion EKH - EyeKnowHow 3/1/2014 9
10 Clock Specification over PCIe Generations First major impact on clock performance was the change from PCIe 1.0a to 1.1: The PCI Express 1.0a specification failed to specify the input bandwidth the reference clock receiver or phase jitter of the reference clock itself. This is important because jitter that lies within the loop bandwidth the receiver PLL for the reference clock will transfer onto the high speed data lines. This hole in the PCI Express specification was corrected in the 1.1 update * In Gen1 the RefClk spec was part of the CEM spec, in Gen2 it moved to the base spec Other parameters are added Gen3 added again some parameters that are required to be measured for compliance testing *Source: Agilent application note EN EKH - EyeKnowHow 3/1/
11 Clock Specification over PCIe Generations Gen2 Compliance testing changed to Dual Port Testing. This test method convolves Signal and clock traces and calculate Signal quality for data traces Dual Port Signal compliance testing does not mean separate clock tests are obsolete! Lower speed RefClk specs are no subsets from Gen3 specification. Each generation covers it s own frequency requirement RefClk Tests are required for each generation separately! EKH - EyeKnowHow 3/1/
12 Agenda 1) PCI-Express Clocking 2) Motivation and Background 2a) Basics 2b) Clocking in different PCIe generations 2c) Different PCIe clocking architectures 3) Clock Compliance Test 4) Conclusion EKH - EyeKnowHow 3/1/
13 Clocking Architectures Three different clocking architectures are defined: Common clocked architecture Data clocked architecture Separate clocked architecture This would require much tighter clock spec and no SSC in the system. This configuration is not covered in this presentation Even called clocking architectures these are receiver (RX) implementation architectures Usually a system designer does not know about the RX clocking architecture of the used devices (e. g. for AddIn Cards). So from a system perspective it is required to support both, common clocked and data clocked architecture! EKH - EyeKnowHow 3/1/
14 Example: Common RefClk architecture Which Transfer is shown? Host to AddIn Card? Which components are where? How to calculate the transport delay T2 T1? TX Latch TX PLL T2 RefClk T1 RX Latch RX CDR RX PLL How does this map to embedded Applications? EKH - EyeKnowHow 3/1/
15 Common clocked RX architecture Transfer from ComExpress Assuming Zero Delay for the clock buffer there is only small delta between RefClk and TX Transport Delay ComExpress Board PCIe AddIn Card RX Latch RX CDR TX/RX PLL Transport Delay RefCLK ZD Clock Buffer TX Latch RX/TX PLL TX Latch Transport Delay TX RX CDR RX Latch Carrier Board Jitter Domain on RX is the same for Clk and Data! Small delta for transport delay due to system configuration EKH - EyeKnowHow 3/1/
16 Data clocked RX architecture Transfer from ComExpress No Transport Delay requirement! ComExpress Board RX Latch RX CDR PLL not used for RX Data capture PCIe AddIn Card TX Latch TX/RX PLL ZD Clock Buffer TX PLL TX Latch RX CDR RX Latch Carrier Board EKH - EyeKnowHow 3/1/
17 Data clocked RX architecture Transfer from AddIn Card No Transport delay requirement ComExpress Board PCIe AddIn Card RX Latch RX CDR TX Latch TX PLL TX PLL ZD Clock Buffer Carrier Board PLL not used for RX Data capture EKH - EyeKnowHow 3/1/
18 Transport Delay RX RefClk Common clocked RX architecture Transfer from AddIn Card Transport delay Delta requirement < 12ns ComExpress Board Transport Delay TX_RefCLK + TX PCIe AddIn Card RX Latch RX CDR TX Latch TX PLL TX/RX PLL ZD Clock Buffer Carrier Board RX Latch AddIn Card TX Latch T2 T1 RX CDR Host TX PLL RefClk RX PLL EKH - EyeKnowHow 3/1/
19 Common Clocked RX architecture Transport delay calculation Transport delay calculation for embedded systems Parameters to be considered: Signal flight times on PCB CPU Module Carrier Board AddIn Card Delays introduced from connectors RX/TX device delays Zero Delay Buffer EKH - EyeKnowHow 3/1/
20 Common Clocked RX architecture Transport delay calculation Signal flight time on PCB is around 175ps/inch 4inch routing on AddIn Card for clock and data calculates to: 2signals x 4inch x 175ps = 1.4ns Considering a connector delay with 150ps and knowing that each signal crosses two connectors calculates to 0.6ns Zero Delay clock buffer need to be considered with several parameters e. g. clock output skew. Reference [4] calculates these to another 2ns TX internal delays need also be considered with 2ns These delays take 6ns from the specified 12ns maximum transport delay EKH - EyeKnowHow 3/1/
21 Common Clocked RX architecture Transport delay calculation Remaining 6ns need to be distributed to clock and data lines, so 3ns for each signal With 175ps/inch this allows 17Inch routing on carrier board and CPU Module 5Inch module routing leaves 12 inch routing on carrier board The special implementation with Connectors and Zero Delay clock Buffer limits the solution space for PCIe clock distribution to around 12 Inch clock routing! EKH - EyeKnowHow 3/1/
22 Agenda 1) PCI-Express Clocking 2) Motivation and Background 2a) Basics 2b) Clocking in different PCIe generations 2c) Different PCIe clocking architectures 3) Clock Compliance Test 4) Conclusion EKH - EyeKnowHow 3/1/
23 Clock Compliance: Test Setup Specified clock compliance test Setup No Termination and 2pF load to GND Test Point RefClk Generator DUT 12inch 100Ohm Differential PCB Trace 2pF load 2pF load RefClk Test Setup EKH - EyeKnowHow 3/1/
24 Clock Compliance: Test Setup The CLB (Compliance Load Board) is not optimized for clock compliance tests Normal test configuration connect 50Ohm SMA cables to Scope input with 50 Ohm termination This does not fit to the specified test load configuration: No Termination and 2pF load to GND Connect for differential active Probe Usually 50 Ohm Termination Edge SMP 2pF load EKH - EyeKnowHow 3/1/
25 Clock Compliance: Test Setup Difficult to create a common setup for all measurements. Standard configuration in most cases will be SMP/SMA cables to 50Ohm scope input Due to 50 Ohm termination this setup does not allow crossing point and rise/fall time tests Jitter tests will have only small difference to open circuit test Using a differential active probe provides the open circuit, but can not measure the clock crossing point. Best would be to use two single ended active probes. But there is no GND Pin at the probe connector of the CLB! EKH - EyeKnowHow 3/1/
26 Compliance Test Clock Compliance test require: AC Parametric test Jitter test Available tools PCISig ClockJitter tool: Only Jitter evaluation Scope vendors compliance application Clock Jitter tool (Gen2 Test) Agilent PCIe Gen2 RefClock compliance Test result example Agilent PCIe Gen1 RefClock compliance Test result example EKH - EyeKnowHow 3/1/
27 Compliance Test Clocking/RX architectures Data lane compliance testing utilizes Dual Port methodology Clock and Data are captured with a single acquisition and Sigtest convolves the data to generate a Dataeye. Dual Port Compliance test Methodology does not fit to Data Clocked architecture Data lane compliance does show problems on Clock and Data, but does not allow to distinguish the source of the problem. With the Dual Port test setup in PCIe Gen2 compliance tests it is difficult to analyze the root cause of compliance issues! EKH - EyeKnowHow 3/1/
28 Compliance Test Pass/Fail Clock Compliance Signal Compliance from a System with FAIL Clock Compliance Signal Compliance from a System with PASS Clock Compliance EKH - EyeKnowHow 3/1/
29 CLK Compliance Test Pass/Fail Clock Compliance Failing Clock Compliance Passing Clock Compliance 5ps vs. 2ps RMS jitter EKH - EyeKnowHow 3/1/
30 CLK Clock Compliance Test: Post Processing for Gen2 The clock compliance test algorithms requires quite some post processing of the Data Two clocking architectures Clock Filter Functions RefClk RX Architecture Common Clocked Data Clocked Two frequency ranges Jitter >1.5MHz Jitter < 1.5MHz SSC Separation PLL difference function MHz step BPF PLL difference function 1.5MHz step HPF Edge filtering No SSC Separation Max. PLL BW function MHz step BPF Max. PLL BW function 1.5MHz step HPF Edge filtering - SSC removal - Transfer to freq-domain - BP and HP Filters - PLL Transfer function manipulation - Edge filter to clean up scope sampling risidual For failure analysis these functions need to be rebuild outside of the scopes compliance application EKH - EyeKnowHow 3/1/
31 CLK Compliance Test Pass/Fail Clock Compliance PASS CLK TIE Fail CLK TIE EKH - EyeKnowHow 3/1/
32 CLK Compliance Test Pass/Fail Clock Compliance Combined Jitter LF jitter HF jitter LF Jitter <1.5MHz HF Jitter > 1.5MHz How to create this data: - SSC removal - Transfer to Frequency domain - BP and HP Filters - PLL Transfer function manipulation HP Filter from 1.5MHz to 50MHz BP Filter from 0.1 to 1.5MHz EKH - EyeKnowHow 3/1/
33 CLK Compliance Test Pass/Fail Clock Compliance RX/TX PLL transfer functions for RMS jitter calculation for common clock RX Architecture These are spec defined PLL transfer functions to calculate RMS jitter (not measured curves) EKH - EyeKnowHow 3/1/
34 CLK Compliance Test Failure analysis Based on the information from the clock compliance test the conclusion is that the bad signal quality on the data is caused by a clock jitter problem. To do more detailed analysis the compliance tests need to be re-build in the normal scope environment. As some post-processing features (e. g. PLL difference function) is a special feature of the compliance application this might be difficult. Functions that should be available on most scopes directly: Clock recovery by second order PLL SSC removal (better to switch off SSC for analyis) FFT for transfer of TimeDomain signal to Frequency Domain BandPass and HighPass Filters TIE measurement for Clock jitter EKH - EyeKnowHow 3/1/
35 CLK Compliance Test Failure analysis TIE shows ~3MHz Jitter on Clock with standard Scope tool functionality 10 Cycles measured EKH - EyeKnowHow 3/1/
36 CLK Compliance Test Failure analysis Jitter is too fast for Number 1 Jitter source: DCDC switching Power Noise 3MHz noise might already come out from the host clock generator and it might be not be possible to Improve on board level Possible solution (?): Turn drawback from embedded systems into advantage Zero Delay clock buffers can clean up input clock by PLL Bandwidth setting optimization Always configure the Zero Delay clock buffer according to your needs! Measure input clock compliance as well! EKH - EyeKnowHow 3/1/
37 Agenda 1) PCI-Express Clocking 2) Motivation and Background 2a) Basics 2b) Clocking in different PCIe generations 2c) Different PCIe clocking architectures 3) Clock Compliance Test 4) Conclusion EKH - EyeKnowHow 3/1/
38 Conclusion Clock and Data Compliance Test on embedded Systems with PCIe interface is required and really important! Don t forget TX AND RX for Data as well! 100MHz is NOT low speed On clocks Jitter is important! Edge rates are important for signal quality The standard test setup with the CLB does not allow to do all measurements with a single setup Single ended open circuit measurements for e. g. crossing point tests are difficult to implement Especially for embedded applications the transport delay delta for common clocked architectures need to be considered EKH - EyeKnowHow 3/1/
39 Conclusion The convolution of Data and Clock signals in the Dual Port Test setup for Gen 2 TX compliance tests makes it difficult to distinguish between clock and data lane related issues. Most systems will require compliance to both, common and data clocked RX architecture Cascading PLLs can cause issues due to jitter amplification, but might be also used to fix clock jitter issues For analysis of Clock jitter issues it is required to understand the post processing of the scopes compliance application. EKH - EyeKnowHow 3/1/
40 References [1] PCI-Sig, PCI Express Jitter Modeling, Revision 1.0, July 2014, p. 19. [2] Agilent Technologies, N5393C PCI Express 3.0 (Gen3) Software for Infiniium Oscilloscopes, EN, May 2013, p. 15. [3] Agilent Technologies, Jitter Analysis Techniques for High Data Rates, cp.literature.agilent.com/litweb/pdf/ en.pdf, February 2003, p. 4. [4] Ernie Buterbaugh, Cypress, " Cypres PerfectTiming II, Perfect Timing II: Design Guide for Clock Generation and Distribution, Chapter 3-3. EKH - EyeKnowHow 3/1/
Pericom PCI Express 1.0 & PCI Express 2.0 Advanced Clock Solutions
Pericom PCI Express 1.0 & PCI Express 2.0 Advanced Clock Solutions PCI Express Bus In Today s Market PCI Express, or PCIe, is a relatively new serial pointto-point bus in PCs. It was introduced as an AGP
More informationSuccessfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance
Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance Page 1 Agenda Introduction PCIe 2.0 changes from 1.0a/1.1 Spec 5GT/s Challenges Error Correction Techniques Test tool
More informationPCI-SIG ENGINEERING CHANGE NOTICE
PCI-SIG ENGINEERING CHANGE NOTICE TITLE: Separate Refclk Independent SSC Architecture (SRIS) DATE: Updated 10 January 013 AFFECTED DOCUMENT: PCI Express Base Spec. Rev. 3.0 SPONSOR: Intel, HP, AMD Part
More informationExplore Efficient Test Approaches for PCIe at 16GT/s Kalev Sepp Principal Engineer Tektronix, Inc
Explore Efficient Test Approaches for PCIe at 16GT/s Kalev Sepp Principal Engineer Tektronix, Inc Copyright 2015, PCI-SIG, All Rights Reserved 1 Disclaimer Presentation Disclaimer: All opinions, judgments,
More informationCPU. PCIe. Link. PCIe. Refclk. PCIe Refclk. PCIe. PCIe Endpoint. PCIe. Refclk. Figure 1. PCIe Architecture Components
AN562 PCI EXPRESS 3.1 JITTER REQUIREMENTS 1. Introduction PCI Express () is a serial point-to-point interconnect standard developed by the Peripheral Component Interconnect Special Interest Group (PCI-SIG).
More informationPCI Express Transmitter Electrical Validation and Compliance Testing with Agilent Infiniium Oscilloscopes
PCI Express Transmitter Electrical Validation and Compliance Testing with Agilent Infiniium Oscilloscopes Application Note 1496 Who should read this application note? This application note is intended
More informationAgilent Technologies N5393B PCI Express 2.0 (Gen2) Electrical Performance Validation and Compliance Software for Infiniium Oscilloscopes
Agilent Technologies N5393B PCI Express 2.0 (Gen2) Electrical Performance Validation and Compliance Software for Infiniium Oscilloscopes Data Sheet Table of Contents Features......................... 3
More informationClock Recovery in Serial-Data Systems Ransom Stephens, Ph.D.
Clock Recovery in Serial-Data Systems Ransom Stephens, Ph.D. Abstract: The definition of a bit period, or unit interval, is much more complicated than it looks. If it were just the reciprocal of the data
More information4 OUTPUT PCIE GEN1/2 SYNTHESIZER IDT5V41186
DATASHEET IDT5V41186 Recommended Applications 4 Output synthesizer for PCIe Gen1/2 General Description The IDT5V41186 is a PCIe Gen2 compliant spread-spectrum-capable clock generator. The device has 4
More informationSelecting the Optimum PCI Express Clock Source
Selecting the Optimum PCI Express Clock Source PCI Express () is a serial point-to-point interconnect standard developed by the Component Interconnect Special Interest Group (PCI-SIG). lthough originally
More informationUSB 3.0 CDR Model White Paper Revision 0.5
USB 3.0 CDR Model White Paper Revision 0.5 January 15, 2009 INTELLECTUAL PROPERTY DISCLAIMER THIS WHITE PAPER IS PROVIDED TO YOU AS IS WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY,
More informationFeatures. Modulation Frequency (khz) VDD. PLL Clock Synthesizer with Spread Spectrum Circuitry GND
DATASHEET IDT5P50901/2/3/4 Description The IDT5P50901/2/3/4 is a family of 1.8V low power, spread spectrum clock generators capable of reducing EMI radiation from an input clock. Spread spectrum technique
More informationJitter Transfer Functions in Minutes
Jitter Transfer Functions in Minutes In this paper, we use the SV1C Personalized SerDes Tester to rapidly develop and execute PLL Jitter transfer function measurements. We leverage the integrated nature
More informationFairchild Solutions for 133MHz Buffered Memory Modules
AN-5009 Fairchild Semiconductor Application Note April 1999 Revised December 2000 Fairchild Solutions for 133MHz Buffered Memory Modules Fairchild Semiconductor provides several products that are compatible
More informationTitle: Low EMI Spread Spectrum Clock Oscillators
Title: Low EMI oscillators Date: March 3, 24 TN No.: TN-2 Page 1 of 1 Background Title: Low EMI Spread Spectrum Clock Oscillators Traditional ways of dealing with EMI (Electronic Magnetic Interference)
More information3D modeling in PCI Express Gen1 and Gen2 high speed SI simulation
3D modeling in PCI Express Gen1 and Gen2 high speed SI simulation Runjing Zhou Inner Mongolia University E mail: auzhourj@163.com Jinsong Hu Cadence Design Systems E mail: jshu@cadence.com 17th IEEE Workshop
More information2 TO 4 DIFFERENTIAL PCIE GEN1 CLOCK MUX ICS557-06. Features
DATASHEET 2 TO 4 DIFFERENTIAL PCIE GEN1 CLOCK MUX ICS557-06 Description The ICS557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the
More informationHigh-Definition Multimedia Interface (HDMI) Source/Sink Impedance Compliance Test Test Solution Overview Using the E5071C ENA Option TDR
High-Definition Multimedia Interface (HDMI) Source/Sink Impedance Compliance Test Using the E5071C ENA Option TDR Keysight Technologies Component Test Division Revision 01.10 2015/03/12 (YS) Reference
More informationLoop Bandwidth and Clock Data Recovery (CDR) in Oscilloscope Measurements. Application Note 1304-6
Loop Bandwidth and Clock Data Recovery (CDR) in Oscilloscope Measurements Application Note 1304-6 Abstract Time domain measurements are only as accurate as the trigger signal used to acquire them. Often
More informationA Low Frequency Adapter for your Vector Network Analyzer (VNA)
Jacques Audet, VE2AZX 7525 Madrid St, Brossard, QC, Canada J4Y G3: jacaudet@videotron.ca A Low Frequency Adapter for your Vector Network Analyzer (VNA) This compact and versatile unit extends low frequency
More informationTiming Errors and Jitter
Timing Errors and Jitter Background Mike Story In a sampled (digital) system, samples have to be accurate in level and time. The digital system uses the two bits of information the signal was this big
More informationICS650-44 SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS650-44 Description The ICS650-44 is a spread spectrum clock synthesizer intended for video projector and digital TV applications. It generates three copies of an EMI optimized 50 MHz clock
More informationPCI Express 4.0 Electrical Previews. Rick Eads Keysight Technologies, EWG Member
PCI Express 4.0 Electrical Previews Rick Eads Keysight Technologies, EWG Member Disclaimer The information in this presentation refers to specifications still in the development process. This presentation
More informationAN952: PCIe Jitter Estimation Using an Oscilloscope
AN952: PCIe Jitter Estimation Using an Oscilloscope Jitter of the reference clock has a direct impact on the efficiency of the data transfer between two PCIe devices. The data recovery process is able
More informationRecommendations for TDR configuration for channel characterization by S-parameters. Pavel Zivny IEEE 802.3 100GCU Singapore, 2011/03 V1.
Recommendations for TDR configuration for channel characterization by S-parameters Pavel Zivny IEEE 802.3 100GCU Singapore, 2011/03 V1.0 Agenda TDR/TDT measurement setup TDR/TDT measurement flow DUT electrical
More informationDriving SERDES Devices with the ispclock5400d Differential Clock Buffer
October 2009 Introduction Application Note AN6081 In this application note we focus on how the ispclock 5406D and a low-cost CMOS oscillator can be utilized to drive the reference clock for SERDES-based
More informationPCIeBPMC (PCI/PCI-X Bus Compatible) Bridge based PCIe and PMC Compatible Adapter Carrier Front View shown with 1 installed fans model # PCIeBPMC-FAN2
DE Store Home Company Search Design MadeInUSA White Papers PCIeBPMC PCIe [Express] to PMC Adapter / Carrier Shown with optional "Zero Slot Fans" in both positions. Fans available in either, both, or neither
More informationManaging High-Speed Clocks
Managing High-Speed s & Greg Steinke Director, Component Applications Managing High-Speed s Higher System Performance Requires Innovative ing Schemes What Are The Possibilities? High-Speed ing Schemes
More informationDesigning the NEWCARD Connector Interface to Extend PCI Express Serial Architecture to the PC Card Modular Form Factor
Designing the NEWCARD Connector Interface to Extend PCI Express Serial Architecture to the PC Card Modular Form Factor Abstract This paper provides information about the NEWCARD connector and board design
More informationICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram
Quad PLL with VCXO Quick Turn Clock Description The ICS379 QTClock TM generates up to 9 high quality, high frequency clock outputs including a reference from a low frequency pullable crystal. It is designed
More informationTRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features
DATASHEET ICS280 Description The ICS280 field programmable spread spectrum clock synthesizer generates up to four high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency
More informationWideband Driver Amplifiers
The driver amplifier is a wideband, 1 khz to 4 GHz amplifier intended for use in broadband microwave and high data rate systems. The is a 3-stage high output power modulator driver amplifier that can provide
More informationCLOCK AND SYNCHRONIZATION IN SYSTEM 6000
By Christian G. Frandsen Introduction This document will discuss the clock, synchronization and interface design of TC System 6000 and deal with several of the factors that must be considered when using
More informationJitter Budget for 10 Gigabit Ethernet Applications with SiTime SiT9120/1 Oscillators
February 2014 Jitter Budget for 10 Gigabit Ethernet Applications with SiTime SiT9120/1 Oscillators 1 Introduction The 10 Gigabit Ethernet (10GbE) specifications are defined in clauses 44 through 54 of
More informationVME IF PHASE MODULATOR UNIT. mod. 205-01
mod. 205-01 02/06 B 1/12 INDEX 1 DESCRIPTION pg. 3 2 FRONT VIEW pg. 4-5 3 TECHNICAL CHARACTERISTICS pg. 6-7 4 OPERATING INSTRUCTIONS pg. 8 5 ANNEX LIST pg. 12 02/06 B 2/12 1 - DESCRIPTION The PHASE MODULATOR
More informationPCI Express Transmitter PLL Testing A Comparison of Methods. Primer
PCI Express Transmitter PLL Testing A Comparison of Methods Primer Primer Table of Contents Abstract...3 Spectrum Analyzer Method...4 Oscilloscope Method...6 Bit Error Rate Tester (BERT) Method...6 Clock
More informationWelcome to Pericom s PCIe and USB3 ReDriver/Repeater Product Training Module.
Welcome to Pericom s PCIe and USB3 ReDriver/Repeater Product Training Module. 1 Pericom has been a leader in providing Signal Integrity Solutions since 2005, with over 60 million units shipped Platforms
More informationApplication Note. PCIEC-85 PCI Express Jumper. High Speed Designs in PCI Express Applications Generation 3-8.0 GT/s
PCIEC-85 PCI Express Jumper High Speed Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark
More informationSATA Evolves SATA Specification v3.2 FMS 2013
SATA Evolves SATA Specification v3.2 FMS 2013 SATA is Everywhere SATA is the de facto standard for PC storage Since its introduction, SATA has evolved into new application spaces and now provides storage
More information11. High-Speed Differential Interfaces in Cyclone II Devices
11. High-Speed Differential Interfaces in Cyclone II Devices CII51011-2.2 Introduction From high-speed backplane applications to high-end switch boxes, low-voltage differential signaling (LVDS) is the
More informationClocking. Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 Clocks 1
ing Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 s 1 Why s and Storage Elements? Inputs Combinational Logic Outputs Want to reuse combinational logic from cycle to cycle 6.884 - Spring 2005 2/18/05
More informationAn Overview of the Electrical Validation of 10BASE-T, 100BASE-TX, and 1000BASE-T Devices
An Overview of the Electrical Validation of 10BASE-T, 100BASE-TX, and 1000BASE-T Devices Application Note The number of devices that come with a built-in network interface card has risen steadily and will
More informationZL40221 Precision 2:6 LVDS Fanout Buffer with Glitchfree Input Reference Switching and On-Chip Input Termination Data Sheet
Features Inputs/Outputs Accepts two differential or single-ended inputs LVPECL, LVDS, CML, HCSL, LVCMOS Glitch-free switching of references On-chip input termination and biasing for AC coupled inputs Six
More informationPCI Express: The Evolution to 8.0 GT/s. Navraj Nandra, Director of Marketing Mixed-Signal and Analog IP, Synopsys
PCI Express: The Evolution to 8.0 GT/s Navraj Nandra, Director of Marketing Mixed-Signal and Analog IP, Synopsys PCIe Enterprise Computing Market Transition From Gen2 to Gen3 Total PCIe instances. 2009
More informationEE 186 LAB 2 FALL 2004. Network Analyzer Fundamentals and Two Tone Linearity
Network Analyzer Fundamentals and Two Tone Linearity Name: Name: Name: Objective: To become familiar with the basic operation of a network analyzer To use the network analyzer to characterize the in-band
More informationBalun Parameter Definitions & Measurement May 2004
Balun Parameter Definitions & Measurement May 2004 Differential circuits are becoming more widely used in RF circuits for the same reason that they have been used for years in lower frequency circuits.
More informationUSB 3.1 Channel Loss Budgets
USB 3.1 Channel Loss Budgets Page 1 1 Introduction 1.1 Background This document describes the loss budgets for USB 3.1 interconnect channels. As the basis for the electrical compliance channels, loss budgets
More informationClock Jitter Definitions and Measurement Methods
January 2014 Clock Jitter Definitions and Measurement Methods 1 Introduction Jitter is the timing variations of a set of signal edges from their ideal values. Jitters in clock signals are typically caused
More informationBaseband delay line QUICK REFERENCE DATA
FEATURES Two comb filters, using the switched-capacitor technique, for one line delay time (64 µs) Adjustment-free application No crosstalk between SECAM colour carriers (diaphoty) Handles negative or
More informationTechnical Reference. DPOJET Opt. PCE PCI Express Measurements & Setup Library 077-0267-00
Technical Reference DPOJET Opt. PCE PCI Express Measurements & Setup Library Methods of Implementation (MOI) for Verification, Debug and Characterization 077-0267-00 www.tektronix.com Copyright Tektronix.
More information1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET
DATASHEET 1 TO 4 CLOCK BUFFER ICS551 Description The ICS551 is a low cost, high-speed single input to four output clock buffer. Part of IDT s ClockBlocks TM family, this is our lowest cost, small clock
More informationPLL Frequency Synthesizer Evaluation Kit. PE3293-EK User s Manual
PLL Frequency Synthesizer Evaluation Kit PE3293-EK User s Manual 6175 NANCY RIDGE DRIVE, SAN DIEGO, CA 92121 (858) 455-0660, FAX (858) 455-0770 http://www.peregrine-semi.com 1 Table of Contents FCC Labeling
More informationit4036f 120-ps Wideband Phase Delay Description Features Device Diagram Timing Diagram
Description The it436f is an ultra-wideband phase delay with an ECL topology to ensure high-speed operation that accepts either single-ended or differential data input. Its high output voltage, excellent
More informationDVT913 TV CHANNEL CONVERTER
Broadband Cable Networks 1(5) DVT913 TV CHANNEL CONVERTER General DVT913 is a TV Channel Converter for the DVX tend product family. It consists of an input down converter from to, a high selectivity part
More information81110A Pulse Pattern Generator Simulating Distorted Signals for Tolerance Testing
81110A Pulse Pattern Generator Simulating Distorted Signals for Tolerance Testing Application Note Introduction Industry sectors including computer and components, aerospace defense and education all require
More informationVITESSE SEMICONDUCTOR CORPORATION. 16:1 Multiplexer. Timing Generator. CMU x16
Features 16:1 2.488 Gb/s Multiplexer Integrated PLL for Clock Generation - No External Components 16-bit Wide, Single-ended, ECL 100K Compatible Parallel Data Interface 155.52 MHz Reference Clock Frequency
More informationImpedance 50 (75 connectors via adapters)
VECTOR NETWORK ANALYZER PLANAR TR1300/1 DATA SHEET Frequency range: 300 khz to 1.3 GHz Measured parameters: S11, S21 Dynamic range of transmission measurement magnitude: 130 db Measurement time per point:
More informationMATRIX TECHNICAL NOTES
200 WOOD AVENUE, MIDDLESEX, NJ 08846 PHONE (732) 469-9510 FAX (732) 469-0418 MATRIX TECHNICAL NOTES MTN-107 TEST SETUP FOR THE MEASUREMENT OF X-MOD, CTB, AND CSO USING A MEAN SQUARE CIRCUIT AS A DETECTOR
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010 Lecture 25: Clocking Architectures Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project Preliminary
More informationAppendix A. by Gordon Getty, Agilent Technologies
Appendix A Test, Debug and Verification of PCI Express Designs by Gordon Getty, Agilent Technologies Scope The need for greater I/O bandwidth in the computer industry has caused designers to shift from
More informationNutaq. PicoDigitizer 125-Series 16 or 32 Channels, 125 MSPS, FPGA-Based DAQ Solution PRODUCT SHEET. nutaq.com MONTREAL QUEBEC
Nutaq PicoDigitizer 125-Series 16 or 32 Channels, 125 MSPS, FPGA-Based DAQ Solution PRODUCT SHEET QUEBEC I MONTREAL I N E W YO R K I nutaq.com Nutaq PicoDigitizer 125-Series The PicoDigitizer 125-Series
More informationRF Power Amplifier PA10W Owner s Manual SpinCore Technologies, Inc. http://www.spincore.com
RF Power Amplifier PA10W Owner s Manual SpinCore Technologies, Inc. http://www.spincore.com Congratulations and thank you for choosing a design from SpinCore Technologies, Inc. We appreciate your business!
More informationAny-Rate Precision Clocks
Any-Rate Precision Clocks Wireline Market Overview Analog Modems Large installed base and growth in embedded applications Voice Transition to VoIP to reduce service provider cost-of-ownership Timing Large,
More informationComparison of Vector Network Analyzer and TDA Systems IConnect Generated S-Parameters
Comparison of Vector Network Analyzer and TDA Systems IConnect Generated S-Parameters Purpose: This technical note presents single-ended insertion loss ( SE IL) and return loss ( SE RL) data generated
More informationDRM compatible RF Tuner Unit DRT1
FEATURES DRM compatible RF Tuner Unit DRT1 High- Performance RF Tuner Frequency Range: 10 KHz to 30 MHz Input ICP3: +13,5dBm, typ. Noise Figure @ full gain: 14dB, typ. Receiver Factor: -0,5dB, typ. Input
More informationThe enable pin needs to be high for data to be fed to the outputs Q and Q bar.
of 7 -Type flip-flop (Toggle switch) The -type flip-flops are used in prescalar/divider circuits and frequency phase detectors. Figure shows how the flip-flop (latch) can be made using -input logic circuits
More informationMiniature Surface-Mount DAA for Audio or Data Transfer XE0402LCC BLOCK DIAGRAM
XE0402LCC January 2007 Miniature Surface-Mount DAA for Audio or Data Transfer Description The XE0402LCC supplies a complete telephone line interface or DAA (Data Access Arrangement) in a miniature, surface-mount
More informationTechnical Information Jumpers, Connectors and Memory JXM7031 (7031-xxx) MicroATX Motherboard Dual Jasper Forest Processors
Technical Information Jumpers, Connectors and Memory JXM7031 (7031-xxx) MicroATX Motherboard Dual Jasper Forest Processors Dimension Diagram * = Pin 1 = Card Slots are on.800 centers Notes: All dimensions
More informationClocks Basics in 10 Minutes or Less. Edgar Pineda Field Applications Engineer Arrow Components Mexico
Clocks Basics in 10 Minutes or Less Edgar Pineda Field Applications Engineer Arrow Components Mexico Presentation Overview Introduction to Clocks Clock Functions Clock Parameters Common Applications Summary
More information1+1 PROTECTION WITHOUT RELAYS USING IDT82V2044/48/48L & IDT82V2054/58/58L HITLESS PROTECTION SWITCHING
1+1 PROTECTION WITHOUT RELAYS USING IDT82V2044/48/48L & IDT82V2054/58/58L APPLICATION NOTE AN-357 1.0 INTRODUCTION In today's highly competitive market, high quality of service, QOS, and reliability is
More information5 in 1 DVB-T Transmitter & Dual Cast Agile Digital Transposer TV EQUIPMENT
The VHF/UHF Dual cast Digital Transposers/ Digital Transmitters set new standards for ATV and DVB-T transposer and transmitter technology by combining top performance with an extensive number of features
More informationThe Future of Multi-Clock Systems
NEL FREQUENCY CONTROLS, INC. 357 Beloit Street P.O. Box 457 Burlington,WI 53105-0457 Phone:262/763-3591 FAX:262/763-2881 Web Site: www.nelfc.com Internet: sales@nelfc.com The Future of Multi-Clock Systems
More informationStorage Architectures. Ron Emerick, Oracle Corporation
PCI Express PRESENTATION and Its TITLE Interfaces GOES HERE to Flash Storage Architectures Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the
More informationHarmonics and Noise in Photovoltaic (PV) Inverter and the Mitigation Strategies
Soonwook Hong, Ph. D. Michael Zuercher Martinson Harmonics and Noise in Photovoltaic (PV) Inverter and the Mitigation Strategies 1. Introduction PV inverters use semiconductor devices to transform the
More informationEqualization/Compensation of Transmission Media. Channel (copper or fiber)
Equalization/Compensation of Transmission Media Channel (copper or fiber) 1 Optical Receiver Block Diagram O E TIA LA EQ CDR DMUX -18 dbm 10 µa 10 mv p-p 400 mv p-p 2 Copper Cable Model Copper Cable 4-foot
More informationProduct Specification. RoHS-6 Compliant 10Gb/s 850nm Multimode Datacom XFP Optical Transceiver FTLX8512D3BCL
Product Specification RoHS-6 Compliant 10Gb/s 850nm Multimode Datacom XFP Optical Transceiver FTLX8512D3BCL PRODUCT FEATURES Hot-pluggable XFP footprint Supports 8.5Gb/s and 9.95 through 10.5Gb/s* bit
More informationICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS514 Description The ICS514 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a 14.31818 MHz crystal or clock input. The name LOCO stands for
More informationClocking Solutions. Wired Communications / Networking Wireless Communications Industrial Automotive Consumer Computing. ti.
ing Solutions Wired Communications / Networking Wireless Communications Industrial Automotive Consumer Computing ti.com/clocks 2014 Accelerate Time-to-Market with Easy-to-Use ing Solutions Texas Instruments
More informationFrequency Response of Filters
School of Engineering Department of Electrical and Computer Engineering 332:224 Principles of Electrical Engineering II Laboratory Experiment 2 Frequency Response of Filters 1 Introduction Objectives To
More informationPCIE 16X CONNECTOR BOARD ROUTING RECOMMENDATIONS TABLE OF CONTENTS
TABLE OF CONTENTS 1.0 SCOPE 2.0 PC BOARD REQUIREMENTS 2.1 MATERIAL THICKNESS 2.2 TOLERANCE 2.3 HOLE DIMENSIONS 2.4 LAYOUT 3.0 HIGHSPEED ROUTING 3.1 GENERAL ROUTING EXAMPLE 3.2 HIGH-SPEED TRANSMISSION LINE
More informationPCI Express IO Virtualization Overview
Ron Emerick, Oracle Corporation Author: Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA unless otherwise noted. Member companies and
More informationCONDUCTED EMISSION MEASUREMENT OF A CELL PHONE PROCESSOR MODULE
Progress In Electromagnetics esearch C, Vol. 42, 191 203, 2013 CONDUCTED EMISSION MEASUEMENT OF A CELL PHONE POCESSO MODULE Fayu Wan *, Junxiang Ge, and Mengxiang Qu Nanjing University of Information Science
More informationHIGH RELIABILITY POWER SUPPLY TESTING
HIGH RELIABILITY POWER SUPPLY TESTING Dale Cigoy Keithley Instruments, Inc. The reliability of a power supply must match or exceed the rest of the system in which it is installed. Generally, this requires
More informationApplication Note Synchronization and MIMO Capability with USRP Devices Ettus Research
Application Note Synchronization and MIMO Capability with USRP Devices Ettus Research Introduction Some applications require synchronization across multiple USRP (Universal Software Radio Peripheral) devices.
More informationA 1.62/2.7/5.4 Gbps Clock and Data Recovery Circuit for DisplayPort 1.2 with a single VCO
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.13, NO.3, JUNE, 2013 http://dx.doi.org/10.5573/jsts.2013.13.3.185 A 1.62/2.7/5.4 Clock and Data Recovery Circuit for DisplayPort 1.2 with a single VCO
More informationAgilent Technologies 1670G Series (Option 004) Pattern Generator Specifications and Characteristics
Agilent Technologies 1670G Series (Option 004) Pattern Generator Specifications and Characteristics Maximum memory depth 258,048 vectors Number of output channels at 100 MHz to 200 MHz clock 16 Number
More informationReducing EMI and Improving Signal Integrity Using Spread Spectrum Clocking
Reducing EMI and Improving Signal Integrity Using Spread Spectrum Clocking Electromagnetic interference (EMI), once the exclusive concern of equipment designers working with high-speed signals, is no longer
More informationUltra640 SCSI Measured Data from Cables & Backplanes
T10/01-224r0 Ultra640 SCSI Measured Data from Cables & Backplanes Russ Brown Maxtor Corporation Parallel SCSI Working Group 17 July 2001 Colorado Springs, CO Introduction The following presents some of
More informationPCI Express Transmitter Compliance/Debug Solution DPO/MSO70000 Series Option PCE3 and Option PCE4 Datasheet
PCI Express Transmitter Compliance/Debug Solution DPO/MSO70000 Series Option PCE3 and Option PCE4 Datasheet The Tektronix Option PCE3 (Gen 1/2/3) and Option PCE4 (Gen 1/2/3) applications provide the most
More informationSPREAD SPECTRUM CLOCK GENERATOR. Features
DATASHEET ICS7152 Description The ICS7152-01, -02, -11, and -12 are clock generators for EMI (Electro Magnetic Interference) reduction (see below for frequency ranges and multiplier ratios). Spectral peaks
More information8B/10B Coding 64B/66B Coding
8B/10B Coding 64B/66B Coding 1. Transmission Systems 2. 8B/10B Coding 3. 64B/66B Coding 4. CIP Demonstrator Test Setup PeterJ Slide 1 Transmission system General Data Clock D C Flip Flop Q @ 1 Gbps = 1
More informationEvaluating Oscilloscope Bandwidths for Your Application
Evaluating Oscilloscope Bandwidths for Your Application Application Note Table of Contents Introduction....1 Defining Oscilloscope Bandwidth.....2 Required Bandwidth for Digital Applications...4 Digital
More informationNTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
More informationAN-837 APPLICATION NOTE
APPLICATION NOTE One Technology Way P.O. Box 916 Norwood, MA 262-916, U.S.A. Tel: 781.329.47 Fax: 781.461.3113 www.analog.com DDS-Based Clock Jitter Performance vs. DAC Reconstruction Filter Performance
More informationClock Generator Specification for AMD64 Processors
Clock Generator Specification for AMD64 Processors Publication # 24707 Revision: 3.08 Issue Date: September 2003 2002, 2003 Advanced Micro Devices, Inc. All rights reserved. The contents of this document
More informationIntel architecture. Platform Basics. White Paper Todd Langley Systems Engineer/ Architect Intel Corporation. September 2010
White Paper Todd Langley Systems Engineer/ Architect Intel Corporation Intel architecture Platform Basics September 2010 324377 Executive Summary Creating an Intel architecture design encompasses some
More informationMulti-Gigabit Interfaces for Communications/Datacomm
Multi-Gigabit Interfaces for Communications/Datacomm Richard Dugan, Drew Plant Hewlett-Packard Integrated Circuit Business Division email: richard_dugan@hp.com, drew_plant@hp.com 802.3 Meeting, Austin
More informationPD Power Bandwidth- Worst Case Analysis July 2008
IEEE P802.3at Task Force Power Via MDI Enhancements PD Power Bandwidth- Worst Case Analysis July 2008 Yair Darshan / Microsemi Corporation PD Power Bandwidth- Worst Case Analysis, Yair Darshan, May, 2008
More informationOutput Ripple and Noise Measurement Methods for Ericsson Power Modules
Output Ripple and Noise Measurement Methods for Ericsson Power Modules Design Note 022 Ericsson Power Modules Ripple and Noise Abstract There is no industry-wide standard for measuring output ripple and
More informationAXIe: AdvancedTCA Extensions for Instrumentation and Test
AXIe: AdvancedTCA Extensions for Instrumentation and Test November 2012 Copyright 2012 AXIe Consortium, Inc. * AdvancedTCA is a registered trademark of PICMG. AXIe is a registered trademark of the AXIe
More information