Obsolete Product(s) - Obsolete Product(s)

Similar documents
HCF4081B QUAD 2 INPUT AND GATE

HCF4001B QUAD 2-INPUT NOR GATE

HCF4028B BCD TO DECIMAL DECODER

HCF4070B QUAD EXCLUSIVE OR GATE

HCF4010B HEX BUFFER/CONVERTER (NON INVERTING)

Obsolete Product(s) - Obsolete Product(s)

HCF4056B BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION

Description. Table 1. Device summary. Order code Temperature range Package Packaging Marking

HCC/HCF4027B DUAL-J-K MASTER-SLAVE FLIP-FLOP

HCC/HCF4032B HCC/HCF4038B

HCC4541B HCF4541B PROGRAMMABLE TIMER

. MEDIUM SPEED OPERATION - 8MHz . MULTI-PACKAGE PARALLEL CLOCKING FOR HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE

.LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC154 4 TO 16 LINE DECODER/DEMULTIPLEXER. HIGH SPEED tpd = 15 ns (TYP.) at VCC =5V

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

CD4013BC Dual D-Type Flip-Flop

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. tpd = 9 ns (TYP.

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

MM74HC273 Octal D-Type Flip-Flops with Clear

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

MM74HC174 Hex D-Type Flip-Flops with Clear

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

STP80NF55-08 STB80NF55-08 STB80NF N-CHANNEL 55V Ω - 80A D2PAK/I2PAK/TO-220 STripFET II POWER MOSFET

ADJUSTABLE VOLTAGE AND CURRENT REGULATOR

LF00AB/C SERIES VERY LOW DROP VOLTAGE REGULATORS WITH INHIBIT

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

Symbol Parameter Value Unit V DS Drain-source Voltage (V GS =0) 50 V V DGR Drain- gate Voltage (R GS =20kΩ) 50 V

ULN2801A, ULN2802A, ULN2803A, ULN2804A

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

LM833 LOW NOISE DUAL OPERATIONAL AMPLIFIER

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54/M74HC190 M54/M74HC191 4 BIT SYNCHRONOUS UP/DOWN COUNTERS. fmax = 48 MHz (TYP.

Description. Table 1. Device summary. Order code Temperature range Package Packing Marking

TL074 TL074A - TL074B

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

MM74HC14 Hex Inverting Schmitt Trigger

TDA2822 DUAL POWER AMPLIFIER SUPPLY VOLTAGE DOWN TO 3 V LOW CROSSOVER DISTORSION LOW QUIESCENT CURRENT BRIDGE OR STEREO CONFIGURATION

.OPERATING SUPPLY VOLTAGE UP TO 46 V

Order code Temperature range Package Packaging

CD4013BC Dual D-Type Flip-Flop

ST202 5V POWERED MULTI-CHANNEL RS-232 DRIVERS AND RECEIVERS

L293B L293E PUSH-PULL FOUR CHANNEL DRIVERS. OUTPUT CURRENT 1A PER CHANNEL PEAK OUTPUT CURRENT 2A PER CHANNEL (non repetitive) INHIBIT FACILITY

STP62NS04Z N-CHANNEL CLAMPED 12.5mΩ - 62A TO-220 FULLY PROTECTED MESH OVERLAY MOSFET

L4940 series VERY LOW DROP 1.5 A REGULATORS

TDA4605 CONTROL CIRCUIT FOR SWITCH MODE POWER SUPPLIES USING MOS TRANSISTORS

DDSL01. Secondary protection for DSL lines. Features. Description

L297 STEPPER MOTOR CONTROLLERS

STW34NB20 N-CHANNEL 200V Ω - 34A TO-247 PowerMESH MOSFET

Symbol Parameter Value Unit V i-o Input-output Differential Voltage 40 V I O Output Current Intenrally Limited Top

MM74HC4538 Dual Retriggerable Monostable Multivibrator

DM74LS151 1-of-8 Line Data Selector/Multiplexer

SWITCH-MODE POWER SUPPLY CONTROLLER PULSE OUTPUT DC OUTPUT GROUND EXTERNAL FUNCTION SIMULATION ZERO CROSSING INPUT CONTROL EXTERNAL FUNCTION

1-of-4 decoder/demultiplexer

TL084 TL084A - TL084B

14-stage ripple-carry binary counter/divider and oscillator

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

Symbol Parameter Value Unit IAR Avalanche Current, Repetitive or Not-Repetitive

CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary Counters

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

Quad 2-input NAND Schmitt trigger

STW20NM50 N-CHANNEL Tjmax Ω - 20ATO-247 MDmesh MOSFET

MC34063A MC34063E DC-DC CONVERTER CONTROL CIRCUITS

IRF740 N-CHANNEL 400V Ω - 10A TO-220 PowerMESH II MOSFET

SG2525A SG3525A REGULATING PULSE WIDTH MODULATORS

STGW40NC60V N-CHANNEL 50A - 600V - TO-247 Very Fast PowerMESH IGBT

LM134-LM234-LM334. Three terminal adjustable current sources. Features. Description

BTB04-600SL STANDARD 4A TRIAC MAIN FEATURES

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

L78MxxAB L78MxxAC. Precision 500 ma regulators. Features. Description

STP10NK60Z/FP, STB10NK60Z/-1 STW10NK60Z N-CHANNEL 600V-0.65Ω-10A TO-220/FP/D 2 PAK/I 2 PAK/TO-247 Zener-Protected SuperMESH Power MOSFET

BD238. Low voltage PNP power transistor. Features. Applications. Description. Low saturation voltage PNP transistor

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

CD4008BM CD4008BC 4-Bit Full Adder

DATA SHEET. HEF40193B MSI 4-bit up/down binary counter. For a complete data sheet, please also download: INTEGRATED CIRCUITS

CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger

L78M00 SERIES POSITIVE VOLTAGE REGULATORS.

BUX48/48A BUV48A/V48AFI

ETP01-xx21. Protection for Ethernet lines. Features. Description. Applications. Benefits. Complies with the following standards

ULN2001, ULN2002 ULN2003, ULN2004

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

STP6NK60Z - STP6NK60ZFP STB6NK60Z - STB6NK60Z-1 N-CHANNEL 600V - 1Ω - 6A TO-220/TO-220FP/D 2 PAK/I 2 PAK Zener-Protected SuperMESH Power MOSFET

IRFP450. N - CHANNEL 500V Ω - 14A - TO-247 PowerMESH MOSFET

74HC4040; 74HCT stage binary ripple counter

Description. Table 1. Device summary

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

BD241A BD241C. NPN power transistors. Features. Applications. Description. NPN transistors. Audio, general purpose switching and amplifier transistors

74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

74HC393; 74HCT393. Dual 4-bit binary ripple counter

STP60NF06FP. N-channel 60V Ω - 30A TO-220FP STripFET II Power MOSFET. General features. Description. Internal schematic diagram.

IRF830. N - CHANNEL 500V Ω - 4.5A - TO-220 PowerMESH MOSFET

8-bit binary counter with output register; 3-state

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

STP60NF06. N-channel 60V Ω - 60A TO-220 STripFET II Power MOSFET. General features. Description. Internal schematic diagram.

STN3NF06L. N-channel 60 V, 0.07 Ω, 4 A, SOT-223 STripFET II Power MOSFET. Features. Application. Description

8-bit synchronous binary down counter

74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs

MC14008B. 4-Bit Full Adder

Transcription:

RIPPLE-CARRY BINARY COUNTER/DIVIDERS 12 STAGE MEDIUM SPEED OPERATION : t PD = 80ns (TYP.) at V DD = 10V FULLY STATIC OPERATION COMMON RESET BUFFERED INPUTS AND OUTPUTS STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS QUIESCENT CURRENT SPECIFIED UP TO 20V 5V, 10V AND 15V PARAMETRIC RATINGS INPUT LEAKAGE CURRENT I I = 100nA (MAX) AT V DD = 18V T A = 25 C 100% TESTED FOR QUIESCENT CURRENT MEETS ALL REQUIREMENTS OF JEDEC JESD13B " STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES" DESCRIPTION The HCF4040B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP and SOP packages. PIN CONNECTION ORDER CODES PACKAGE TUBE T & R DIP HCF4040BEY SOP HCF4040BM1 HCF4040M013TR The HCF4040B is a ripple carry binary counter. All counter stages are master-slave flip-flops. The state of a counter advances one count on the negative transition of each input pulse; a high level on the RESET line resets the counter to its all zeros stage. Schmitt trigger action on the input pulse line permits unlimited clock rise and fall times. All inputs and outputs are buffered DIP SOP September 2001 1/10

IINPUT EQUIVALENT CIRCUIT PIN DESCRIPTION FUNCTIONAL DIAGRAM TRUTH TABLE X : Don t Care PIN No SYMBOL NAME AND FUNCTION 9, 7, 5, 4, 6, 13, 12, 14, Q1 to Q12 12 Buffered Outputs 15, 1, 2, 3 11 RESET Reset Input 10 Φ Input Pulses 8 V SS Negative Supply Voltage 16 V DD Positive Supply Voltage Φ RESET OUTPUT STATE X H ALL OUTPUTS = "L" L NO CHANGE L ADVANCE TO NEXT STATE 2/10

LOGIC DIAGRAM ABSOLUTE MAXIMUM RATINGS Symbol Parameter Value Unit V DD Supply Voltage -0.5 to +22 V V I DC Input Voltage -0.5 to V DD + 0.5 V I I DC Input Current ± 10 ma P D Power Dissipation per Package 200 mw Power Dissipation per Output Transistor 100 mw T op Operating Temperature -55 to +125 C T stg Storage Temperature -65 to +150 C Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All voltage values are referred to V SS pin voltage. RECOMMENDED OPERATING CONDITIONS Symbol Parameter Value Unit V DD Supply Voltage 3 to 20 V V I Input Voltage 0 to V DD V T op Operating Temperature -55 to 125 C 3/10

DC SPECIFICATIONS Test Condition Value Symbol Parameter V I (V) V O (V) I O (µa) The Noise Margin for both "1" and "0" level is: 1V min. with V DD =5V, 2V min. with V DD =10V, 2.5V min. with V DD =15V V DD (V) T A = 25 C -40 to 85 C -55 to 125 C Min. Typ. Max. Min. Max. Min. Max. I L Quiescent Current 0/5 5 0.04 5 150 150 0/10 10 0.04 10 300 300 0/15 15 0.04 20 600 600 µa 0/20 20 0.08 100 3000 3000 V OH High Level Output 0/5 <1 5 4.95 4.95 4.95 Voltage 0/10 <1 10 9.95 9.95 9.95 V 0/15 <1 15 14.95 14.95 14.95 V OL Low Level Output 5/0 <1 5 0.05 0.05 0.05 Voltage 10/0 <1 10 0.05 0.05 0.05 V 15/0 <1 15 0.05 0.05 0.05 V IH High Level Input 0.5/4.5 <1 5 3.5 3.5 3.5 Voltage 1/9 <1 10 7 7 7 V 1.5/13.5 <1 15 11 11 11 V IL Low Level Input 4.5/0.5 <1 5 1.5 1.5 1.5 Voltage 9/1 <1 10 3 3 3 V 13.5/1.5 <1 15 4 4 4 I OH Output Drive 0/5 2.5 <1 5-1.36-3.2-1.1-1.1 Current 0/5 4.6 <1 5-0.44-1 -0.36-0.36 0/10 9.5 <1 10-1.1-2.6-0.9-0.9 ma 0/15 13.5 <1 15-3.0-6.8-2.4-2.4 I OL Output Sink 0/5 0.4 <1 5 0.44 1 0.36 0.36 Current 0/10 0.5 <1 10 1.1 2.6 0.9 0.9 ma 0/15 1.5 <1 15 3.0 6.8 2.4 2.4 I I Input Leakage Current 0/18 Any Input 18 ±10-5 ±0.1 ±1 ±1 µa C I Input Capacitance Any Input 5 7.5 pf Unit 4/10

DYNAMIC ELECTRICAL CHARACTERISTICS (T amb = 25 C, C L = 50pF, R L = 200KΩ, t r = t f = 20 ns) Symbol t PLH t PHL Parameter Propagation Delay Time ( to Q1 Out) (*) Typical temperature coefficient for all V DD value is 0.3 %/ C. Test Condition Value (*) Unit V DD (V) Min. Typ. Max. INPUT-PULSE OPERATION 5 180 360 10 80 160 15 65 130 5 100 200 t PLH t PHL Propagation Delay Time (Qn to Qn+1) 10 40 80 15 30 60 t THL t TLH Transition Time 5 100 200 10 50 100 ns 15 40 80 t W Minimum Input Pulse 5 70 140 Width 10 30 60 ns 15 20 40 t r, t Input Pulse Rise and Fall 5 f Time 10 unlimited µs 15 f max Maximum Clock Input 5 3.5 7 Frequency 10 8 16 MHz 15 12 24 RESET OPERATION t PHL Propagation Delay Time 5 140 280 10 60 120 ns 15 50 100 t W Minimum Reset Pulse 5 100 200 Width 10 40 80 ns 15 30 60 t REM Reset Removal Time 5 175 350 10 75 150 ns 15 50 100 ns ns 5/10

TEST CIRCUIT C L = 50pF or equivalent (includes jig and probe capacitance) R L = 200KΩ R T = Z OUT of pulse generator (typically 50Ω) WAVEFORM 1 : MINIMUM PULSE WIDTH (RESET) AND REMOVAL TIME ( RESET TO Φ) (f=1mhz; 50% duty cycle) 6/10

WAVEFORM 2 : PROPAGATION DELAY TIME (f=1mhz; 50% duty cycle) WAVEFORM 3 : PROPAGATION DELAY TIME, MINIMUM PULSE WIDTH (Φ) (f=1mhz; 50% duty cycle) 7/10

Plastic DIP-16 (0.25) MECHANICAL DATA DIM. mm. inch MIN. TYP MAX. MIN. TYP. MAX. a1 0.51 0.020 B 0.77 1.65 0.030 0.065 b 0.5 0.020 b1 0.25 0.010 D 20 0.787 E 8.5 0.335 e 2.54 0.100 e3 17.78 0.700 F 7.1 0.280 I 5.1 0.201 L 3.3 0.130 Z 1.27 0.050 P001C 8/10

SO-16 MECHANICAL DATA DIM. mm. inch MIN. TYP MAX. MIN. TYP. MAX. A 1.75 0.068 a1 0.1 0.2 0.003 0.007 a2 1.65 0.064 b 0.35 0.46 0.013 0.018 b1 0.19 0.25 0.007 0.010 C 0.5 0.019 c1 45 (typ.) D 9.8 10 0.385 0.393 E 5.8 6.2 0.228 0.244 e 1.27 0.050 e3 8.89 0.350 F 3.8 4.0 0.149 0.157 G 4.6 5.3 0.181 0.208 L 0.5 1.27 0.019 0.050 M 0.62 0.024 S 8 (max.) PO13H 9/10

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics 10/10 2001 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom http://www.st.com