Broadband Satellite Access



Similar documents
Digital Subscriber Line (xdsl)

7a. System-on-chip design and prototyping platforms

All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule

Arquitectura Virtex. Delay-Locked Loop (DLL)

Open Flow Controller and Switch Datasheet

Using FPGAs to Design Gigabit Serial Backplanes. April 17, 2002

Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor

Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai Jens Onno Krah

Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen. Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik

System Considerations

Design of a High Speed Communications Link Using Field Programmable Gate Arrays

White Paper Increase Flexibility in Layer 2 Switches by Integrating Ethernet ASSP Functions Into FPGAs

Cloud-Based Apps Drive the Need for Frequency-Flexible Clock Generators in Converged Data Center Networks

High Speed and Voice over I.P September 1, 2005

Chapter 13. PIC Family Microcontroller

Chapter 9 Communications and Networks

Building Blocks for Rapid Communication System Development

Reconfigurable System-on-Chip Design

Networks 2. Gabriela Ochoa University of Stirling CSCU9B1 Essential Skills for the Information Age. Content

10 Gigabit Ethernet: Scaling across LAN, MAN, WAN

Chapter 9A. Network Definition. The Uses of a Network. Network Basics

AGIPD Interface Electronic Prototyping

Chapter 5. Data Communication And Internet Technology

CTS2134 Introduction to Networking. Module 07: Wide Area Networks

System on Chip Platform Based on OpenCores for Telecommunication Applications

7 Series FPGA Overview

Getting the most TCP/IP from your Embedded Processor

What is a System on a Chip?

PCI Express* Ethernet Networking

Kirchhoff Institute for Physics Heidelberg

PCI Express Overview. And, by the way, they need to do it in less time.

Cut Network Security Cost in Half Using the Intel EP80579 Integrated Processor for entry-to mid-level VPN

Am186ER/Am188ER AMD Continues 16-bit Innovation

ZigBee Technology Overview

Computer Systems Structure Input/Output

SOLVING HIGH-SPEED MEMORY INTERFACE CHALLENGES WITH LOW-COST FPGAS

Figure 1.Block diagram of inventory management system using Proximity sensors.

STM32 F-2 series High-performance Cortex-M3 MCUs

Lesson 7: SYSTEM-ON. SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY. Chapter-1L07: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education

C Information Systems for Managers Fall 1999

ADSL or Asymmetric Digital Subscriber Line. Backbone. Bandwidth. Bit. Bits Per Second or bps

Getting Started with Embedded System Development using MicroBlaze processor & Spartan-3A FPGAs. MicroBlaze

Network connectivity controllers

Cable Modems. Definition. Overview. Topics. 1. How Cable Modems Work

10 Gigabit Ethernet MAC Core for Altera CPLDs. 1 Introduction. Product Brief Version February 2002

Computer Organization & Architecture Lecture #19

System Design Issues in Embedded Processing

Wideband: Delivering the Connected Life

Discovering Computers Chapter 9 Communications and Networks

PCI Technology Overview

System-on-a-Chip with Security Modules for Network Home Electric Appliances

Wireless Microcontrollers for Environment Management, Asset Tracking and Consumer. October 2009

PCI Express: Interconnect of the future

Chapter 1 Lesson 3 Hardware Elements in the Embedded Systems Chapter-1L03: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education

FPGAs in Next Generation Wireless Networks

Chapter 5 Cubix XP4 Blade Server

Satellite Basics. Benefits of Satellite

Local-Area Network -LAN

SABRE Lite Development Kit

Networking Virtualization Using FPGAs

High-Speed SERDES Interfaces In High Value FPGAs

PCI Express Impact on Storage Architectures and Future Data Centers. Ron Emerick, Oracle Corporation

Ethernet Passive Optical Networks EPON

SDLC Controller. Documentation. Design File Formats. Verification

Driving SERDES Devices with the ispclock5400d Differential Clock Buffer

基 於 SDN 與 可 程 式 化 硬 體 架 構 之 雲 端 網 路 系 統 交 換 器

4. H.323 Components. VOIP, Version 1.6e T.O.P. BusinessInteractive GmbH Page 1 of 19

Gigabit Ethernet Design

Pre-tested System-on-Chip Design. Accelerates PLD Development

Leased Line + Remote Dial-in connectivity

Computer Networks. Definition of LAN. Connection of Network. Key Points of LAN. Lecture 06 Connecting Networks

AMC13 T1 Rev 2 Preliminary Design Review. E. Hazen Boston University E. Hazen - AMC13 T1 V2 1

The Motherboard Chapter #5

Introduction Page 2. Understanding Bandwidth Units Page 3. Internet Bandwidth V/s Download Speed Page 4. Optimum Utilization of Bandwidth Page 8

Xilinx 7 Series FPGA Power Benchmark Design Summary May 2015

Seeking Opportunities for Hardware Acceleration in Big Data Analytics

Smart LNB. White Paper. May 2014

Tyrant: A High Performance Storage over IP Switch Engine

Any-Rate Precision Clocks

White Paper: Voice Over IP Networks

Getting Broadband. FCC Consumer Facts. What Is Broadband?

Sockets vs. RDMA Interface over 10-Gigabit Networks: An In-depth Analysis of the Memory Traffic Bottleneck

The Bus (PCI and PCI-Express)

Reconfigurable Computing. Reconfigurable Architectures. Chapter 3.2

Logical Operations. Control Unit. Contents. Arithmetic Operations. Objectives. The Central Processing Unit: Arithmetic / Logic Unit.

CoProcessor Design for Crypto- Applications using Hyperelliptic Curve Cryptography

Qsys and IP Core Integration

AP-GSS1500 TM 256Ch GSM SIM Server High Performance GSM SIM Server Solution

Elettronica dei Sistemi Digitali Costantino Giaconia SERIAL I/O COMMON PROTOCOLS

Broadband Primer. A Guide to High Speed Internet Technologies. Indiana Office of Utility Consumer Counselor

Satellite Services for Internet Access in Rural Areas 1

8 Gbps CMOS interface for parallel fiber-optic interconnects

HANIC 100G: Hardware accelerator for 100 Gbps network traffic monitoring

For the purpose of setting up a home network, all you need to worry about are two major categories of components:

Transcription:

Broadband Satellite Access

Agenda Introduction Market Dynamics Technology & Equipment Xilinx Solutions Summary Satellite Access 2

What is Broadband Satellite? Broadband Satellite technology uses a RF satellite link to provide subscribers with broadband Internet access Similar to the technology used in DirecttotheHome (DTH) video broadcast (DirecTV, Dish Network); can coexist Targets users in a location with poor or nonexistent terrestrial infrastructure Early oneway systems capable of up to 400 kbps download, but used 56 kbps analog modem for upload New twoway systems expected to perform at 1 Mbps download and 500 kbps upload typically Satellite Access 3

Benefits & Applications Benefits Highspeed, alwayson Internet connection Access for users in areas with nonexistent or poor terrestrial infrastructure Integrated with Directtothehome TV equipment Works well for broadcastoriented data traffic Applications High speed Internet access Multimedia, elearning, gaming Video on Demand VPN VoIP Satellite Access 4

Broadband Satellite Market

Drivers & Challenges Drivers Demand for highspeed internet in areas with poor or nonexistent terrestrial infrastructure Decreasing component costs Standardization for increased vendor interoperability Challenges Decreasing cost for equipment twoway terminals Latency needs to be improved Increasing capacity to mitigate shared bandwidth architecture Line of sight issues Satellite Access 6

Revenue Growth & Players Worldwide broadband satellite equipment market forecasted to grow from $300M in 2000 to $1.6B in 2007* Main Service and Equipment providers Hughes Electronics: DirecWay service Formerly DirecPC; provider of DirecTV Echostar Technologies: Starband service Provider of Dish Network * Pioneer Consulting Satellite Access 7

Technology & Equipment

Oneway Architecture Download Internet Satellite Access Service Provider Hub Station PSTN Upload Home User Home users dialup connection to upload data to the service provider s Hub station which forwards the request to the internet Requested data is broadcast back to home users via satellite Have fast download, but slow upload Sufficient for normal web surfing, downloading, video/audio streaming Satellite Access 9

Twoway Architecture Download Internet Satellite Access Service Provider Upload Home User Satellite transmission in both Download and Upload channels Download is a broadcast protocol and Upload is TDMAbased Much faster upload speeds compared to oneway architecture Good for applications like video conferencing (highbandwidth, twoway communication) Satellite Access 10

Standards Proprietary standards DSS: Hughes Network Systems (HNS) proprietary Open standard DVB consortium standard: DVB (ETS 300421) Recently proposed DVB Return Channel over Satellite (DVB RCS) as the standard for the return channel on newer twoway systems Satellite Access 11

Satellite Access Equipment Subscriber Side Ground Terminal Outdoor Unit (ODU) A small (~23 ft diameter), lowcost dish antenna with transmit and receive components placed at the focal point of the antenna Receives/sends data from/to the satellite in twoway systems Oneway systems use a dish for download direction only Needs to face the southern sky for proper transmission Indoor Unit (IDU) A Satellite Modem which serves as an interface between the ODU and customer equipment and controls satellite transmission Analog Modems are used in one way systems to upload subscriber data to the ISP via the PSTN Satellite Access 12

Satellite Access Equipment Service Provider Ground Station (Hub) Outdoor Unit Dish antenna (1536 feet) and transmit/receive operate similarly to subscriber terminals Indoor Unit (Access Server/Gateway) The equipment which demodulates an incoming signal from the ODU carrying IP packets and sends the packets to local network Traffic could be transported to the Internet, over a VoIP gateway to the PSTN, to a local cache, from a streaming server, etc. Network Management System (NMS) is the portion of the satellite server that manages the activity at the Hub Satellite Access 13

Satellite Access Equipment Spacecraft Highpower, Geostationary Earth Orbit (GEO) satellite located at 23,800 mi. above the equator and operating typically in the Kuband (1114 Ghz) and/or Kaband (2030 Ghz) Satellite Access 14

Xilinx Solutions

Xilinx The PLD Industry Leader Satellite Access 16

The Spartan3 Platform A New Class of Spartan FPGAs Satellite Access 17

World s Lowest Cost FPGAs Spartan3 Family Matrix Device XC3S50 XC3S200 XC3S400 XC3S1000 XC3S1500 XC3S2000 XC3S4000 XC3S5000 System Gates 50K 200K 400K 1000K 1500K 2000K 4000K 5000K Logic Cells 1,728 4,320 8,064 17,280 29,952 46,080 62,208 74,880 Block RAM Bits 216K 288K 432K 576K 720K 1,728K 1,872K Distributed RAM Bits 12K 30K 56K 120K 208K 320K 432K 520K Max Single Ended I/O 124 173 264 391 487 565 712 784 Max Differential I/O 56 76 116 175 221 270 312 344 Availability NOW 2H 03 2H 03 NOW 2H 03 2H 03 2H 03 2H 03 Volume Pricing < $20* < $100* 3 Devices Under $10* 1 Million Gates 391 I/Os Under $20* 4 Million Gates 712 I/Os Under $100* * Pricing for 2004, 250K units Satellite Access 18

Low Cost SpartanIIE FPGA Total Cost Management for Consumer Products Hardware software codevelopment Fewer engineering man hours No NRE charges No obsolete inventory Extend product life through design upgrades Satellite Access 19 Costoptimized silicon and packaging System features reduce discrete parts on boards Stock one part for many applications

Xilinx SpartanIIE Technology CL DLL IOB IOB IOB IOB IOB IOB DLL CL Differential I/O 400 Mbps LVDS Bus LVDS LVPECL DualPort 4Kbit BRAM Port B I O B I O B I O B I O B I O B I O B B R A M B R A M B R A M B R A M B R A M B R A M I O B I O B I O B I O B I O B I O B 2ns 2ns 2ns Tiles Fast, predictable interconnect Block RAM Up to 64Kbits 200 MHz CL DLL IOB IOB IOB IOB IOB IOB DLL CL System I/O TM 19 signaling standards Chip to Backplane Chip to Memory Chip to Chip CLKIN CLKFB RST CLK0 CLK90 CLK180 CLK270 CLK2X CLKDV LOCKED Delay Lock Loops 200+ MHz performance 4 DLLs in every device Deskew 4 system Clks Zerodelay clock conv. Satellite Access 20

Xilinx in Satellite Modems Quadrature Data from Tuner I Channel Q Channel Input Input ADC ADC Clock Generator DeInterleaver RAM USB Controller QPSK/BPSK Demodulator Viterbi Decoder Synch & DeInterleaver Reed Solomon Decoder Descrambler FIFO ODU Data Clock Tuner Interface I/O CPU System Interconnectivity RAM Flash RF In Decryption RAM MPEG Transport & A/V Video Encoder VIDEO MPEG A/V AUDIO Satellite Access 21

SpartanIIE Device Functions 32bit soft processor MicroBlaze Processor interface Control registers, watchdog timer Data buffering USB 2.0 controller interface Bus arbitration, FIFO control, DMA control 32bit CRC check for incoming packets PCI target interface Lets RISC chip take over host processor functions 10/100 MAC Used to interface Satellite gateway to the 10/100 local network Encryption AES, DES, 3DES Satellite Access 22

Soft Processor Solution Runs at 150Mhz, delivering 100 DMIPS and features Harvard style 32bit RISC architecture More than three times the DMIPS speed and half the density of the nearest competitor Full 32bit operands, 32bit data path and 32bit registers providing maximum performance Supports both onchip BlockRAM and/or external memory Designed with compatibility and reuse in mind Standard set of peripherals use the same CoreConnect OPB bus as the PowerPC Satellite Access 23

Block Diagram Address side LMB ILMB Instruction Bus Controller Machine Status Reg Program Counter Control Unit Instruction Buffer r3 1 r1 r0 Shift / Logical Register File 32 x 32bit Add / Subtract Multiply ply y Data Bus Controller Data Side LMB DLMB CoreConnec t OPB I/F IOPB OffChip Memory 04GB TM Watchdog Timer Interrupt Controller PROCESSOR General Purpose I/O UART PERIPHERALS Timer / Counters TM CoreConnect OPB I/F DOPB OffChip Memory 04GB Industry s fastest processing solution Satellite Access 24

MicroBlaze Features Processor Powerful 32bit RISC architecture Efficient Harvardstyle busses Efficient 3operand instruction word 100 DMIPS (Dhrystone 2.1) 32bit data path (nonmultiplexed) 32bit general purpose registers (32 registers) Fast operation 125MHz on VirtexII (5) FPGAs Minimal logic requirements uses less than 900 Logic Cells IBM CoreConnect bus for interconnect Peripheral set: UART, GPIO Timer/Counter Interrupt Controller Watchdog Timer External Flash and SRAM interface Arbiter 10/100 Ethernet MAC SPI IIC Internet Reconfigurable Logic (IRL) Allows change of hardware design remotely over any network Satellite Access 25

Satellite Hub Gateway Satellite Hub Gateway VOIP Switch PSTN Satellite Modem Ethernet MAC/PHY Router Internet Network Mgmt. Server Streaming Server Cache Satellite Access 26

Virtex4 Breakthrough Innovation: Embedded Hard IP 0.610.3125 Gbps RocketIO Transceivers 200,000 Logic Cells 500 MHz Xesium Differential Clocking AES Secure Chip Design Security 500 MHz BRAM with FIFO & ECC PowerPC Processor with APU 500 MHz XtremeDSP Slice 1 Gbps SelectIO with ChipSync 10/100/1000 Ethernet MAC Satellite Access 27

Multiple Platforms Endless Possibilities LX Platform Highest logic density & performance Logic Memory DCMs DSP Logic SX Platform Unrivaled DSP performance Memory DCMs DSP FX Platform Only FPGA with hard µp & serial transceivers Logic Memory DCMs DSP RocketIO PowerPC Enabled by the ASMBL Architecture Satellite Access 28

Satellite Access 29 Choice of 17 Devices 24 4 2 192 896 20 9,936 142,128 XC4VFX140 20 4 2 160 768 12 6,768 94,896 XC4VFX100 16 4 2 128 576 12 4,176 56,880 XC4VFX60 12 4 2 48 448 8 2,592 41,904 XC4VFX40 8 2 1 32 320 4 1,224 19,224 XC4VFX20 2 1 32 320 4 648 12,312 XC4VFX12 512 640 8 5,760 55,296 XC4VSX55 192 448 8 3,456 34,560 XC4VSX35 128 320 4 2,304 23,040 XC4VSX25 96 960 12 6,048 200,448 XC4VLX200 96 960 12 5,184 152,064 XC4VLX160 96 960 12 4,320 110,592 XC4VLX100 80 768 12 3,600 80,640 XC4VLX80 64 640 8 2,880 59,904 XC4VLX60 64 640 8 1,728 41,472 XC4VLX40 48 448 8 1,296 24,192 XC4VLX25 32 320 4 864 13,824 XC4VLX15 RocketIO transceiver 10/100/ 1000 EMAC PowerPC XtremeDSP Slice SelectIO DCM Block RAM [Kb] Logic Cells Device

Satellite Access 30 VirtexII Pro FPGA Platform for Programmable Systems

VirtexII Series Expanded to Include VirtexII Pro FPGA VirtexII Logic, Routing, Features Up to 24, 3.125 Gbps serial transceivers Satellite Access 31 Channel bonding, 8b/10b encoding Supports highspeed interfaces inc GbE, 10GbE (XAUI), PCI/PCIX, Infiniband, RapidIO, HyperTransport, FlexBus 3/4, POSPHY 3/4 Up to four IBM 405 PowerPC NOT TO SCALE Upward compatible, same design tools Embedded Multipliers, SelectIOUltra (with 840Mbps LVDS), DCI/XCITE, DCM 32bit RISC CPU: 420 DMIPS @ 300 MHz The leading embedded CPU architecture in telecom & networking infrastructure IBM CoreConnect onchip bus

VirtexII Pro Enables Transition from Parallel to Serial I/Fs Reg OCK1 Reg OCK2 Reg OCK1 Reg OCK2 DDR mux 3State DDR mux Output IOB Input Reg ICK1 Reg ICK2 PAD SelectI/OUltra technology for parallel interfaces 25 I/O Standards XCITE Technology 840 Mbps LVDS Dedicated DDR Registers 32b @ 78 MHz Gb Serial Transceiver Gb Serial Transceiver 32b @ 78 MHz DDR FF P N IOB Rocket I/O MultiGigabit Serial Transceivers Up to Twenty Four 3.125 Gbps transceivers Helps preserve investment in legacy designs Eases transition from parallel to serial technology Parallel interface designs will not go away Satellite Access 32

Satellite Access 33 The VirtexII Pro Family

VirtexII Platform FPGA The Winning Architecture #1 FPGA architecture 150 nm 8layer metal CMOS Advanced logic & routing Highest density in the industry Embedded Dual Port RAM Satellite Access 34 BlockRAM XtremeDSP multipliers DCM XCITE technology DCI SelectIOUltra Triple DES security IPImmersion technology

VirtexII Features 18 Bit 36 Bit BRAM 50 50 18 Bit Impedance Controller Embedded DSP functionality up to 500 Billion MAC/s Embedded DualPort RAM for Data Buffering XCITE DigitallyControlled Impedance (DCI) for simpler PCB layout CLKIN CLK0 CLK90 CLKFB CLK180 CLK2X RST CLK270 DSSEN CLK2X180 PSINCDEC CLKDV CLKFX180 PSEN CLKFX PSCLK STATUS[7:0] LOCKED PSDONE clock signal control signal Digital Clock Management (DCM) Precise Clock Generation Delay (ps) 4000 3500 3000 2500 2000 1500 1000 500 4000XL 0 0 200 400 600 800 1000 LUTs Reached Virtex VirtexII Φαστεστ ΦΠΓΑ ον τηε Πλανετ Active Interconnect Technology with a 300 MHz System Clock SelectIO 25 IO types including 840 Mbps LVDS Satellite Access 35

Supporting Legacy & Evolving System Interfaces QDR SRAM NoBL/ZBT SRAM SDR/DDR SDRAM FCRAM Sigma RAM RLDRAM CAMs PCI 32/64 10/100 Ethernet (MII) Proprietary Xilinx VirtexII Pro FPGAs Serial RapidIO Infiniband 3GIO/Arapahoe Fibre Channel 10 Gbit Ethernet (XAUI) RapidIO POSPHY L3/L4 FlexBus 3/4 CSIX HyperTransport SPI4 Phase1, Phase2 Gigabit Ethernet GMII 10 Gbit Ethernet (XGMII) 840Mbps LVDS Proprietary Satellite Access 36

Optical Networking Related Soft IP Available Today Networking / Telecom 1/10Gb Ethernet MACs XAUI, XGMII 10/100 Mbps Ethernet MACs T1/E1 Framer/Deframer UTOPIA Level2/3 PHYATM Network Classification Processor (2.5Gbps) HDLC Controller 8b/10b Encoder Decoder Cell Assembler/Delineation CRC10/32 Generator/Verifier ADPCM 16 1024 channels 32bit Xilinx Soft Processor: MicroBlaze 8/16bit Microcontrollers SystemIO Interfaces RapidIO PCIX 64bit / 100 MHz PCI 32/33, PCI 64/66 SPI3, SPI4 P1/P2, FlexBus 3/4, POS PHY L3/L4, SFI4 CSIX, HyperTransport, 3GIO, Fibre Channel, Infiniband HighSpeed Memory Interfaces SRAM ZBT, QDR DDR SDRAM CAM Encryption AES, DES, Triple DES Satellite Access 37

Summary Satellite Internet Access is a growing segment of the larger Broadband Access market Is considered a niche market compared to DSL and Cable Access, but still significant Xilinx provides Silicon and IP solutions for Satellite Broadband equipment at the SP and Customer Premises Spartan IIE series of FPGAs is a solution for designs requiring low cost and high volume, e.g. modem VirtexII & VirtexII Pro are solutions for highend designs requiring highest density and performance, e.g. gateway Suite of IP for Networking, System & Memory I/F, Processing Satellite Access 38