PCI Express: Interconnect of the future

Save this PDF as:

Size: px
Start display at page:

Download "PCI Express: Interconnect of the future"

Transcription

1 PCI Express: Interconnect of the future There are many recent technologies that have signalled a shift in the way data is sent within a desktop computer in order to increase speed and efficiency. Universal Serial Bus (USB), Serial ATA, and RDRAM, are all examples of moving away from a parallel architecture to a high-speed serial format, designed to ensure maximum bandwidth and provide future scalability. The PCI (Peripheral Component Interconnect) Bus has been widely used as a general purpose I/O interconnect standard over the last ten years, but is really beginning to hit the limits of its capabilities. Extensions to the PCI standards, such as 64-bit slots and clock speeds of 66MHz or 100MHz, are too costly, and just cannot meet the rapidly increasing bandwidth demands in PCs over the next few years. 3rd Generation IO, or 3GIO, has been recently renamed PCI Express, and looks to be the replacement for the ubiquitous PCI bus, the most successful peripheral interconnect bus used in PCs. With support coming in the Intel Grantsdale chipset, along with Microsoft's next version of Windows, codenamed Longhorn, let's take a look at the technology that is designed to last the computer industry for the next ten years. A look back at PCI and other busses Intel proposed the original PCI 1.0 specification back in The PCI Special Interest Group (which took over development of PCI), produced revision 2.0 in May Its rival at the time was the VESA Local Bus (VL-bus or VLB). Introduced by the Video Electronics Standards Association, VL-bus was a 32-bit bus that involved a third and forth connector appended to the end of a regular ISA slot. It ran at a nominal speed of 33MHz and offered significant performance over ISA. One of the main features that provided such great performance was, ironically, one of the main factors in VLB's downfall. It was essentially a direct extension of the 486 processor/memory bus, running at the same speed as the processor, hence the name "local bus". This direct extension meant that connecting too many devices risked interfering with the processor itself, particularly if the signals went through a slot. VESA recommended that only two slots be used at clock frequencies up to 33MHz, or three if they were electrically buffered from the bus. At higher frequencies no more than two devices should be connected, and at 50MHz or above they should both be built into the motherboard. Because the VL-bus ran synchronously with the processor, increasing processor frequencies caused real problems for VL-bus peripherals. The faster the peripherals are

2 required to run, the more expensive they are, due to the difficulties associated with manufacturing high-speed components. Very few VL-bus components were built to handle speeds in excess of 40MHz. PCI had some compelling advantages over VL-bus. It was designed as a mezzanine bus: PCI was a separate bus isolated from CPU, but still had access to main memory. It had the ability to run asynchronously from the processor, with the nominal speeds of 25MHz, 30MHz and 33MHz. As processor speeds increased, the PCI bus speed could remain constant, as it ran at an adjustable fraction of the front side bus. The maximum number of slots and/or peripherals allowed by PCI, 5 or more, doubled what the VL-bus could handle, without any restrictions set by bus speed, buffering or other electrical considerations. Other "smart" features promoted ease of use. Plug and Play allowed automatic configuration of peripherals without the need to set IRQ jumpers, DMA and IO addresses. It allowed IRQs to be shared, as well as having its own interrupt system (hidden away as #A, #B, #C and #D). Finally, PCI bus mastering allows devices on the PCI bus to take control of the bus and perform transfers directly without CPU arbitration. This lowers latency and processor usage. Its introduction alongside the Pentium processor, along with its clear benefits over rival buses at the time, helped PCI emerge from the bus wars as the dominant standard in Since then, just about all peripheral devices, from hard disk controllers, sound cards, to NICs and video cards, have been PCI based. Traffic jams and rush hours With the advent of RAID arrays, Gigabit Ethernet and other high bandwidth devices on consumer class systems, PCI's 133MB/s available bandwidth is clearly insufficient to handle these demands. Chipset makers have foreseen this limitation and have made various changes to motherboard chipsets in order to alleviate some of the load from the PCI bus. Up until 1997, graphics data was probably the single largest cause of traffic on the PCI bus. The Accelerated Graphics Port (AGP), introduced by Intel's 440LX chipset, had two main purposes: to increase graphics performance and to pull the graphics data off the PCI bus. With graphics data transfers taking place on another "bus" (technically, AGP is not a bus, since it only supports one device), the previously saturated PCI bus was freed up for use with other devices. Yet AGP was just one step in reducing the load on the PCI bus. The next was to redesign the link between the North Bridge and South Bridge of motherboard chipsets. Older chipsets, such as the Intel 440 series used a single PCI bus to connect the North Bridge to the South Bridge. The PCI bus not only had to cope with inter-bridge traffic, but it also

3 had to carry regular PCI traffic, IDE, Super I/O (Serial, Parallel, PS/2), and USB. To alleviate the situation Intel, VIA and SiS replaced the PCI bus between the North and South Bridges with a High Speed interconnect, and then shifted IDE, Super I/O and USB to their own dedicated links to the South Bridge. Now with Intel's Communications Streaming Architecture bus built into the Memory Controller Hub of the i875/i865 chipsets, even Gigabit Ethernet is off the PCI bus. Numerous dedicated interconnects for various devices in the i875 chipset: not really a cost effective solution While AGP, CSA, Intel's Accelerated Hub Architecture Hub Link, VIA's V-Link and SiS' MuTIOL have been relatively successful in reducing the PCI bus load, those are just stop-gap solutions. An Overview of PCI Express PCI Express, previously known as 3rd Generation I/O (3GIO), is all set to replace PCI and take general IO connectivity into the next decade. PCI Express seeks to fulfil a number of requirements. It is designed to support multiple market segments and emerging applications, as a unifying I/O architecture for Desktop, Mobile, Server, Communications, Workstations and Embedded Devices. It is not just for the desktop, like the original PCI specification was designed to be. With regards to cost in both high and low volumes, the target is to come in at or below PCI cost structure at the system level. A serial bus requires fewer traces

4 on PCBs, easing board design and increasing efficiency by allowing more space for other components. It has a PCI Compatible software model, where existing Operating Systems should be able to boot without any changes. In addition, configuration and device drivers for PCI Express are to be compatible with existing PCI. Performance scalability is achieved through increasing frequency and adding "lanes" to the bus. It is designed for high bandwidth per pin with low overheads and low latency. Multiple virtual channels per physical link are supported. As a point-to-point connection, it allows each device to have a dedicated connection without bus sharing. Other advanced features include - ability to comprehend different data structures, - low power consumption and power management features - quality of service policies - hot swappability and hot pluggability for devices - data integrity and error handling end-to-end and at the link level - isochronous data transfer support - host-based transfers through host bridge chips and peer-to-peer transfers through switches - packetized and layered protocol architecture PCI Express System At the high level, the PCI Express System is comprised of a root complex, which would be placed either in the chipset's North Bridge or South Bridge, switches, and finally endpoint devices. The new item in the PCI Express topology is the switch. It replaces the multi-drop bus and is used to provide fan-out for the I/O bus. The switch provides peerto-peer communication between different end-point devices and does not require traffic to be forwarded to the host bridge if it does not involve cache-coherent memory transfers.

5 System Topology using the new Switch The following diagrams show possible PCI Express implementations across an entire range of platforms: Desktops and Mobiles, Servers and Workstations, and Networking Communications Systems. PCI Express based desktop and mobile system

6 Server and Workstation system Networking Communications system PCI Express Architecture The PCI Express Architecture is specified in layers, which helps ease cross-platform design.

7 At the very bottom is the physical layer. The most basic PCI Express link consists of two low voltage differential signals: transmit and receive. A data clock is embedded using the 8/10b encoding scheme to achieve very high data rates. The initial frequency is 2.5Gb/s in each direction, with speeds expected to increase with advances in silicon technology up to possibly around 10Gb/s in each direction. Transmit and receive signal pairs One of the most exciting features for all the speed freaks out there is PCI Express's ability to scale speeds by aggregating links to form multiple lanes. The physical layer supports X1, X2, X4, X8, X12, X16 and X32 lane widths. Transmission over multiple lanes is transparent to other layers.

8 The data link layer ensures reliability and data integrity for every packet sent across a PCI Express link. Along with a sequence number and CRC, a credit-based, flow control protocol guarantees that packets are transmitted when a buffer is available to receive the packet at the other end. Packet retries are eliminated resulting in a more efficient use of bus bandwidth. Any corrupted packets are automatically retried. The transaction layer creates request packets from the software layer to the link layer, implemented as split transactions. Each packet is uniquely identified, supporting 32-bit memory addressing as well as extended 64-bit addressing. Additional attributes including "no-snoop", "relaxed ordering" and priority are used for routing and quality of service. Furthermore, the transaction layer comprises of four address spaces: memory, I/O, configuration (these three are already in the PCI specification) and the new Message Space. This fourth address space is used to replace prior side-band signals in the PCI 2.2 specification and does away with all the "special cycles" in the old format. These include interrupts, power management requests and resets. Finally, the software layer is touted as of utmost importance as the key to maintaining software compatibility. The initialisation and runtimes are unchanged from PCI with the purpose of allowing operating systems to boot with PCI Express without modification. Devices are enumerated such that the operating system can discover the devices and allocate resources as necessary while the runtime again reuses the PCI load-store, sharedmemory model. Whether or not modification is really required remains to be seen as "PCI Express support" is counted as one of the features of Microsoft's next Operating System codenamed Longhorn; a tacit implication that previous operating systems may not support PCI Express. Mechanical Design Initial implementations are designed to co-exist with legacy PCI connectors. As you can see from the diagram below, a 1X connector sits neatly behind the PCI slot at the back of the motherboard, allowing either a regular PCI card or a PCI-Express card to be used.

9 Other innovations include separating the main "box" from the human interface, and "device-bay" units which allow hot-swapping of cards and other PCI-Express Peripherals. PCI Express slot on left, hot swappable PCI Express device bays on the right Even mobile users won't be left out, with the new PCMCIA standard codenamed NEWCARD. The NEWCARD features a form-factor that neatly fits two NEWCARDS side by side in the space of a single CardBus card. Unfortunately, it is not designed to handle graphics, so the possibilities of video upgrades on a laptop are still virtually nonexistent. On the bright side, future expansion capabilities range from wireless

10 communications, ultra wideband TV tuners, security card readers to optical compression/encryption and smart clocking. Single-wide and Double-wide NEWCARDs: a Double-wide is the same width as the old PCMCIA standard It s All Bandwidth With over 200 Megabytes per second in each direction for an X1 lane, PCI-Express claims to be a very cost effective solution for bandwidth per pin. Intel's Grantsdale chipset provides an X16 link for graphics, some 4 Gigabytes per second in each direction (8GB/s concurrent bandwidth) dedicated to graphics, over double the bandwidth offered by AGP 8X. Hopefully, this additional capacity would be able to accomodate graphics demands for the next couple of years.

11 X16 and X1 PCI Express Slots PCI Express Slots on the BigWater reference form factor shown at IDF 2002 A New Bus War? Will PCI Express start a new bus war with other solutions such as PCI-X and HyperTransport? The PCI Express Working Group, Arapahoe, claims that these buses are targeted at different solutions. RapidIO and HyperTransport were developed for specific applications while PCI-Express is designed for general usage.

12 The possibility that PCI Express could replace HyperTransport as a processor to processor interconnect is also unlikely. PCI-Express lacks the cache coherency protocols and its higher latency than parallel interconnects with source-synchronous clocks make it inappropriate for that type of usage. Certainly, AMD and nvidia have nothing to fear. Intel probably would not use it to replace the P4 bus either, since an open PCI Express standard means that Intel would not be able to charge third party chipset vendors for P4 bus licensing. Conclusion PCI Express has a great deal of potential. Its positioning as a general purpose interconnect gives it clear advantages in terms of flexibility and ensures that it is capable enough to be used in a wide variety of solutions. As with many major changes, the transition from PCI to PCI Express won't happen overnight. ISA slots had stuck around for nearly 10 years before they were finally gone, so don't assume that your PCI peripherals are obsolete just yet. The PCI Express Base 1.0a Specification and Card Electromechanical 1.0a Specification have already been released, although we won't see any PCI Express products until 2004, probably the first being video cards from nvidia and ATi, along with motherboards based on the Grantsdale chipset from Intel. At the server end of the market, Intel is looking to introduce PCI Express with the Lindenhurst and Twin Castle chipsets. With new form factors and promising great performance, the future looks good.

Creating a PCI Express Interconnect AJAY V. BHATT, TECHNOLOGY AND RESEARCH LABS, INTEL CORPORATION

Creating a PCI Express Interconnect AJAY V. BHATT, TECHNOLOGY AND RESEARCH LABS, INTEL CORPORATION White Paper Creating a Interconnect AJAY V. BHATT, TECHNOLOGY AND RESEARCH LABS, INTEL CORPORATION SUMMARY This paper looks at the success of the widely adopted bus and describes a higher performance Express

More information

The Bus (PCI and PCI-Express)

The Bus (PCI and PCI-Express) 4 Jan, 2008 The Bus (PCI and PCI-Express) The CPU, memory, disks, and all the other devices in a computer have to be able to communicate and exchange data. The technology that connects them is called the

More information

PCI Express Basic Info *This info also applies to Laptops

PCI Express Basic Info *This info also applies to Laptops PCI Express Basic Info *This info also applies to Laptops PCI Express Laptops PCI Express Motherboards PCI Express Video Cards PCI Express CPU Motherboard Combo's PCI Express Barebone Systems PCI Express

More information

PCI Express Overview. And, by the way, they need to do it in less time.

PCI Express Overview. And, by the way, they need to do it in less time. PCI Express Overview Introduction This paper is intended to introduce design engineers, system architects and business managers to the PCI Express protocol and how this interconnect technology fits into

More information

PCI Express* Ethernet Networking

PCI Express* Ethernet Networking White Paper Intel PRO Network Adapters Network Performance Network Connectivity Express* Ethernet Networking Express*, a new third-generation input/output (I/O) standard, allows enhanced Ethernet network

More information

How PCI Express Works (by Tracy V. Wilson)

How PCI Express Works (by Tracy V. Wilson) 1 How PCI Express Works (by Tracy V. Wilson) http://computer.howstuffworks.com/pci-express.htm Peripheral Component Interconnect (PCI) slots are such an integral part of a computer's architecture that

More information

PCI vs. PCI Express vs. AGP

PCI vs. PCI Express vs. AGP PCI vs. PCI Express vs. AGP What is PCI Express? Introduction So you want to know about PCI Express? PCI Express is a recent feature addition to many new motherboards. PCI Express support can have a big

More information

PCI EXPRESS TECHNOLOGY. Jim Brewer, Dell Business and Technology Development Joe Sekel, Dell Server Architecture and Technology

PCI EXPRESS TECHNOLOGY. Jim Brewer, Dell Business and Technology Development Joe Sekel, Dell Server Architecture and Technology WHITE PAPER February 2004 PCI EXPRESS TECHNOLOGY Jim Brewer, Dell Business and Technology Development Joe Sekel, Dell Server Architecture and Technology Formerly known as 3GIO, PCI Express is the open

More information

Communicating with devices

Communicating with devices Introduction to I/O Where does the data for our CPU and memory come from or go to? Computers communicate with the outside world via I/O devices. Input devices supply computers with data to operate on.

More information

PCI EXPRESS: AN OVERVIEW OF PCI EXPRESS, CABLED PCI EXPRESS, AND PXI EXPRESS

PCI EXPRESS: AN OVERVIEW OF PCI EXPRESS, CABLED PCI EXPRESS, AND PXI EXPRESS 10th ICALEPCS Int. Conf. on Accelerator & Large Expt. Physics Control Systems. Geneva, 10-14 Oct 2005, WE1.1-4I (2005) PCI EXPRESS: AN OVERVIEW OF PCI EXPRESS, CABLED PCI EXPRESS, AND PXI EXPRESS T. Fountain,

More information

3.4 Planning for PCI Express

3.4 Planning for PCI Express 3.4 Planning for PCI Express Evaluating Platforms for Performance and Reusability How many of you own a PC with PCIe slot? What about a PCI slot? 168 Advances in PC Bus Technology Do you remember this

More information

Chapter 5 Busses, Ports and Connecting Peripherals

Chapter 5 Busses, Ports and Connecting Peripherals Chapter 5 Busses, Ports and Connecting Peripherals 1 The Bus bus - groups of wires on a circuit board that carry information (bits - on s and off s) between computer components on a circuit board or within

More information

Maximizing Server Storage Performance with PCI Express and Serial Attached SCSI. Article for InfoStor November 2003 Paul Griffith Adaptec, Inc.

Maximizing Server Storage Performance with PCI Express and Serial Attached SCSI. Article for InfoStor November 2003 Paul Griffith Adaptec, Inc. Filename: SAS - PCI Express Bandwidth - Infostor v5.doc Maximizing Server Storage Performance with PCI Express and Serial Attached SCSI Article for InfoStor November 2003 Paul Griffith Adaptec, Inc. Server

More information

Technology Note. PCI Express

Technology Note. PCI Express Technology Note www.euresys.com info@euresys.com Copyright 2006 Euresys s.a. Belgium. Euresys is registred trademarks of Euresys s.a. Belgium. Other product and company names listed are trademarks or trade

More information

An Introduction to PCI Express

An Introduction to PCI Express by Ravi Budruk Abstract The Peripheral Component Interconnect - Express (PCI Express) architecture is a thirdgeneration, high-performance I/O bus used to interconnect peripheral devices in applications

More information

Chapter 13 Selected Storage Systems and Interface

Chapter 13 Selected Storage Systems and Interface Chapter 13 Selected Storage Systems and Interface Chapter 13 Objectives Appreciate the role of enterprise storage as a distinct architectural entity. Expand upon basic I/O concepts to include storage protocols.

More information

EDUCATION. PCI Express, InfiniBand and Storage Ron Emerick, Sun Microsystems Paul Millard, Xyratex Corporation

EDUCATION. PCI Express, InfiniBand and Storage Ron Emerick, Sun Microsystems Paul Millard, Xyratex Corporation PCI Express, InfiniBand and Storage Ron Emerick, Sun Microsystems Paul Millard, Xyratex Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies

More information

Computer Systems Structure Input/Output

Computer Systems Structure Input/Output Computer Systems Structure Input/Output Peripherals Computer Central Processing Unit Main Memory Computer Systems Interconnection Communication lines Input Output Ward 1 Ward 2 Examples of I/O Devices

More information

PCI Express and Storage. Ron Emerick, Sun Microsystems

PCI Express and Storage. Ron Emerick, Sun Microsystems Ron Emerick, Sun Microsystems SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies and individuals may use this material in presentations and literature

More information

Intel PCI and PCI Express*

Intel PCI and PCI Express* Intel PCI and PCI Express* PCI Express* keeps in step with an evolving industry The technology vision for PCI and PCI Express* From the first Peripheral Component Interconnect (PCI) specification through

More information

The Motherboard Chapter #5

The Motherboard Chapter #5 The Motherboard Chapter #5 Amy Hissom Key Terms Advanced Transfer Cache (ATC) A type of L2 cache contained within the Pentium processor housing that is embedded on the same core processor die as the CPU

More information

Chapter 5 Cubix XP4 Blade Server

Chapter 5 Cubix XP4 Blade Server Chapter 5 Cubix XP4 Blade Server Introduction Cubix designed the XP4 Blade Server to fit inside a BladeStation enclosure. The Blade Server features one or two Intel Pentium 4 Xeon processors, the Intel

More information

PCI Technology Overview

PCI Technology Overview PCI Technology Overview February 2003 February 2003 Page 1 Agenda History and Industry Involvement Technology Information Conventional PCI PCI-X 1.0 2.0 PCI Express Other Digi Products in PCI/PCI-X environments

More information

Computer Performance. Topic 3. Contents. Prerequisite knowledge Before studying this topic you should be able to:

Computer Performance. Topic 3. Contents. Prerequisite knowledge Before studying this topic you should be able to: 55 Topic 3 Computer Performance Contents 3.1 Introduction...................................... 56 3.2 Measuring performance............................... 56 3.2.1 Clock Speed.................................

More information

Lizy Kurian John Electrical and Computer Engineering Department, The University of Texas as Austin

Lizy Kurian John Electrical and Computer Engineering Department, The University of Texas as Austin BUS ARCHITECTURES Lizy Kurian John Electrical and Computer Engineering Department, The University of Texas as Austin Keywords: Bus standards, PCI bus, ISA bus, Bus protocols, Serial Buses, USB, IEEE 1394

More information

PCI Express Impact on Storage Architectures and Future Data Centers. Ron Emerick, Oracle Corporation

PCI Express Impact on Storage Architectures and Future Data Centers. Ron Emerick, Oracle Corporation PCI Express Impact on Storage Architectures and Future Data Centers Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies

More information

Understanding PCI Bus, PCI-Express and In finiband Architecture

Understanding PCI Bus, PCI-Express and In finiband Architecture White Paper Understanding PCI Bus, PCI-Express and In finiband Architecture 1.0 Overview There is some confusion in the market place concerning the replacement of the PCI Bus (Peripheral Components Interface)

More information

AMD Opteron Quad-Core

AMD Opteron Quad-Core AMD Opteron Quad-Core a brief overview Daniele Magliozzi Politecnico di Milano Opteron Memory Architecture native quad-core design (four cores on a single die for more efficient data sharing) enhanced

More information

Introduction to PCI Express Positioning Information

Introduction to PCI Express Positioning Information Introduction to PCI Express Positioning Information Main PCI Express is the latest development in PCI to support adapters and devices. The technology is aimed at multiple market segments, meaning that

More information

PCIe Over Cable Provides Greater Performance for Less Cost for High Performance Computing (HPC) Clusters. from One Stop Systems (OSS)

PCIe Over Cable Provides Greater Performance for Less Cost for High Performance Computing (HPC) Clusters. from One Stop Systems (OSS) PCIe Over Cable Provides Greater Performance for Less Cost for High Performance Computing (HPC) Clusters from One Stop Systems (OSS) PCIe Over Cable PCIe provides greater performance 8 7 6 5 GBytes/s 4

More information

PCI Express Basics Ravi Budruk Senior Staff Engineer and Partner MindShare, Inc.

PCI Express Basics Ravi Budruk Senior Staff Engineer and Partner MindShare, Inc. PCI Express Basics Ravi Budruk Senior Staff Engineer and Partner MindShare, Inc. Copyright 2007, PCI-SIG, All Rights Reserved 1 PCI Express Introduction PCI Express architecture is a high performance,

More information

SiS AMD Athlon TM 64FX/PCI-E Solution. Silicon Integrated Systems Corp. Integrated Product Division April. 2004

SiS AMD Athlon TM 64FX/PCI-E Solution. Silicon Integrated Systems Corp. Integrated Product Division April. 2004 SiS AMD Athlon TM 64FX/PCI-E Solution Silicon Integrated Systems Corp. Integrated Product Division April. 2004 Agenda SiS AMD Athlon 64/ 64FX Product Roadmap SiS756 Architecture Advanced Feature of SiS756

More information

85MIV2 / 85MIV2-L -- Components Locations

85MIV2 / 85MIV2-L -- Components Locations Chapter Specification 85MIV2 / 85MIV2-L -- Components Locations RJ45 LAN Connector for 85MIV2-L only PS/2 Peripheral Mouse (on top) Power PS/2 K/B(underside) RJ45 (on top) +2V Power USB0 (middle) USB(underside)

More information

SCSI vs. Fibre Channel White Paper

SCSI vs. Fibre Channel White Paper SCSI vs. Fibre Channel White Paper 08/27/99 SCSI vs. Fibre Channel Over the past decades, computer s industry has seen radical change in key components. Limitations in speed, bandwidth, and distance have

More information

Introduction to PCI Express

Introduction to PCI Express Introduction to PCI Express A Hardware and Software Developer s Guide Adam H. Wilen Justin P. Schade Ron Thornburg Copyright 2003 Intel Corporation. All rights reserved. ISBN 0-9702846-9-1 No part of this

More information

Lecture 2: Computer Hardware and Ports. y.alharbi@sau.edu.sa http://faculty.sau.edu.sa/y.alharbi/en

Lecture 2: Computer Hardware and Ports. y.alharbi@sau.edu.sa http://faculty.sau.edu.sa/y.alharbi/en BMTS 242: Computer and Systems Lecture 2: Computer Hardware and Ports Yousef Alharbi Email Website y.alharbi@sau.edu.sa http://faculty.sau.edu.sa/y.alharbi/en The System Unit McGraw-Hill Copyright 2011

More information

UMBC. ISA is the oldest of all these and today s computers still have a ISA bus interface. in form of an ISA slot (connection) on the main board.

UMBC. ISA is the oldest of all these and today s computers still have a ISA bus interface. in form of an ISA slot (connection) on the main board. Bus Interfaces Different types of buses: ISA (Industry Standard Architecture) EISA (Extended ISA) VESA (Video Electronics Standards Association, VL Bus) PCI (Periheral Component Interconnect) USB (Universal

More information

2. THE PCI EXPRESS BUS

2. THE PCI EXPRESS BUS 1 2. THE PCI EXPRESS BUS This laboratory work presents the serial variant of the PCI bus, referred to as PCI Express. After an overview of the PCI Express bus, details about its architecture are presented,

More information

PCI Express Impact on Storage Architectures and Future Data Centers. Ron Emerick, Oracle Corporation

PCI Express Impact on Storage Architectures and Future Data Centers. Ron Emerick, Oracle Corporation PCI Express Impact on Storage Architectures and Future Data Centers Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies

More information

Hardware Level IO Benchmarking of PCI Express*

Hardware Level IO Benchmarking of PCI Express* White Paper James Coleman Performance Engineer Perry Taylor Performance Engineer Intel Corporation Hardware Level IO Benchmarking of PCI Express* December, 2008 321071 Executive Summary Understanding the

More information

The proliferation of the raw processing

The proliferation of the raw processing TECHNOLOGY CONNECTED Advances with System Area Network Speeds Data Transfer between Servers with A new network switch technology is targeted to answer the phenomenal demands on intercommunication transfer

More information

Read this before starting!

Read this before starting! Points missed: Student's Name: Total score: /100 points East Tennessee State University Department of Computer and Information Sciences CSCI 4717 Computer Architecture TEST 2 for Fall Semester, 2006 Section

More information

3 Address Spaces & Transaction Routing. The Previous Chapter. This Chapter. The Next Chapter

3 Address Spaces & Transaction Routing. The Previous Chapter. This Chapter. The Next Chapter PCIEX.book Page 105 Tuesday, August 5, 2003 4:22 PM 3 Address Spaces & Transaction Routing The Previous Chapter The previous chapter introduced the PCI Express data transfer protocol. It described the

More information

How to build a high speed PCI Express bus expansion system using the Max Express product family 1

How to build a high speed PCI Express bus expansion system using the Max Express product family 1 Applications The Anatomy of Max Express Cable Expansion How to build a high speed PCI Express bus expansion system using the Max Express product family 1 By: Jim Ison Product Marketing Manager One Stop

More information

Computer Organization & Architecture Lecture #19

Computer Organization & Architecture Lecture #19 Computer Organization & Architecture Lecture #19 Input/Output The computer system s I/O architecture is its interface to the outside world. This architecture is designed to provide a systematic means of

More information

Chapter 6. 6.1 Introduction. Storage and Other I/O Topics. p. 570( 頁 585) Fig. 6.1. I/O devices can be characterized by. I/O bus connections

Chapter 6. 6.1 Introduction. Storage and Other I/O Topics. p. 570( 頁 585) Fig. 6.1. I/O devices can be characterized by. I/O bus connections Chapter 6 Storage and Other I/O Topics 6.1 Introduction I/O devices can be characterized by Behavior: input, output, storage Partner: human or machine Data rate: bytes/sec, transfers/sec I/O bus connections

More information

RapidIO Technology and PCI Express TM A Comparison

RapidIO Technology and PCI Express TM A Comparison White Paper RapidIO Technology and PCI Express TM A Comparison The embedded system engineer, faced with development of a next generation system, has a desire to increase performance, improve efficiency,

More information

A+ Guide to Managing and Maintaining Your PC, 7e. Chapter 1 Introducing Hardware

A+ Guide to Managing and Maintaining Your PC, 7e. Chapter 1 Introducing Hardware A+ Guide to Managing and Maintaining Your PC, 7e Chapter 1 Introducing Hardware Objectives Learn that a computer requires both hardware and software to work Learn about the many different hardware components

More information

IDE/ATA Interface. Objectives. IDE Interface. IDE Interface

IDE/ATA Interface. Objectives. IDE Interface. IDE Interface Objectives IDE/ATA Interface In this part, you will -Learn about each of the ATA standards -Identify the ATA connector and cable -Learn how to set jumpers for master, slave and cable select configurations

More information

Mother Board Component

Mother Board Component Mother Board Component Explain Introduction Mother Board Component 1.Clock Generator 2. CPU socket 3. Memory Socket Memory error checking 4. ROM Bios 5. CMOS Ram 6. Battery 7. Chipset 8. Expansion Slot

More information

Chapter 4 System Unit Components. Discovering Computers 2012. Your Interactive Guide to the Digital World

Chapter 4 System Unit Components. Discovering Computers 2012. Your Interactive Guide to the Digital World Chapter 4 System Unit Components Discovering Computers 2012 Your Interactive Guide to the Digital World Objectives Overview Differentiate among various styles of system units on desktop computers, notebook

More information

Integrating PCI Express into the PXI Backplane

Integrating PCI Express into the PXI Backplane Integrating PCI Express into the PXI Backplane PCI Express Overview Serial interconnect at 2.5 Gbits/s PCI transactions are packetized and then serialized Low-voltage differential signaling, point-to-point,

More information

PCI Express IO Virtualization Overview

PCI Express IO Virtualization Overview Ron Emerick, Oracle Corporation Author: Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA unless otherwise noted. Member companies and

More information

Intel X58 Express Chipset

Intel X58 Express Chipset Product Brief Intel X58 Express Chipset Highest performing desktop platform for extreme gamers and demanding enthusiasts Desktop PC platforms based on the Intel X58 Express Chipset and Intel Core i7 processor

More information

Pericom PCI Express 1.0 & PCI Express 2.0 Advanced Clock Solutions

Pericom PCI Express 1.0 & PCI Express 2.0 Advanced Clock Solutions Pericom PCI Express 1.0 & PCI Express 2.0 Advanced Clock Solutions PCI Express Bus In Today s Market PCI Express, or PCIe, is a relatively new serial pointto-point bus in PCs. It was introduced as an AGP

More information

Optimizing Large Arrays with StoneFly Storage Concentrators

Optimizing Large Arrays with StoneFly Storage Concentrators Optimizing Large Arrays with StoneFly Storage Concentrators All trademark names are the property of their respective companies. This publication contains opinions of which are subject to change from time

More information

Discovering Computers 2011. Living in a Digital World

Discovering Computers 2011. Living in a Digital World Discovering Computers 2011 Living in a Digital World Objectives Overview Differentiate among various styles of system units on desktop computers, notebook computers, and mobile devices Identify chips,

More information

Chapter 6. Inside the System Unit. What You Will Learn... Computers Are Your Future. What You Will Learn... Describing Hardware Performance

Chapter 6. Inside the System Unit. What You Will Learn... Computers Are Your Future. What You Will Learn... Describing Hardware Performance What You Will Learn... Computers Are Your Future Chapter 6 Understand how computers represent data Understand the measurements used to describe data transfer rates and data storage capacity List the components

More information

Fibre Channel over Ethernet in the Data Center: An Introduction

Fibre Channel over Ethernet in the Data Center: An Introduction Fibre Channel over Ethernet in the Data Center: An Introduction Introduction Fibre Channel over Ethernet (FCoE) is a newly proposed standard that is being developed by INCITS T11. The FCoE protocol specification

More information

Appendix A. by Gordon Getty, Agilent Technologies

Appendix A. by Gordon Getty, Agilent Technologies Appendix A Test, Debug and Verification of PCI Express Designs by Gordon Getty, Agilent Technologies Scope The need for greater I/O bandwidth in the computer industry has caused designers to shift from

More information

Architecting High-Speed Data Streaming Systems. Sujit Basu

Architecting High-Speed Data Streaming Systems. Sujit Basu Architecting High-Speed Data Streaming Systems Sujit Basu stream ing [stree-ming] verb 1. The act of transferring data to or from an instrument at a rate high enough to sustain continuous acquisition or

More information

Chapter 02: Computer Organization. Lesson 04: Functional units and components in a computer organization Part 3 Bus Structures

Chapter 02: Computer Organization. Lesson 04: Functional units and components in a computer organization Part 3 Bus Structures Chapter 02: Computer Organization Lesson 04: Functional units and components in a computer organization Part 3 Bus Structures Objective: Understand the IO Subsystem and Understand Bus Structures Understand

More information

PCI Express Impact on Storage Architectures. Ron Emerick, Sun Microsystems

PCI Express Impact on Storage Architectures. Ron Emerick, Sun Microsystems PCI Express Impact on Storage Architectures Ron Emerick, Sun Microsystems SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies and individual members may

More information

Cisco MCS 7825-H3 Unified Communications Manager Appliance

Cisco MCS 7825-H3 Unified Communications Manager Appliance Cisco MCS 7825-H3 Unified Communications Manager Appliance Cisco Unified Communications is a comprehensive IP communications system of voice, video, data, and mobility products and applications. It enables

More information

Storage Architectures. Ron Emerick, Oracle Corporation

Storage Architectures. Ron Emerick, Oracle Corporation PCI Express PRESENTATION and Its TITLE Interfaces GOES HERE to Flash Storage Architectures Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the

More information

Knut Omang Ifi/Oracle 19 Oct, 2015

Knut Omang Ifi/Oracle 19 Oct, 2015 Software and hardware support for Network Virtualization Knut Omang Ifi/Oracle 19 Oct, 2015 Motivation Goal: Introduction to challenges in providing fast networking to virtual machines Prerequisites: What

More information

Virtualised MikroTik

Virtualised MikroTik Virtualised MikroTik MikroTik in a Virtualised Hardware Environment Speaker: Tom Smyth CTO Wireless Connect Ltd. Event: MUM Krackow Feb 2008 http://wirelessconnect.eu/ Copyright 2008 1 Objectives Understand

More information

The BENEFITS of a Storage Bridge Bay Solution

The BENEFITS of a Storage Bridge Bay Solution White Paper The BENEFITS of a Storage Bridge Bay Solution What is a Storage Bridge Bay (SBB) solution? SBB is a workgroup made up of industry leaders in the server and storage technologies that essentially

More information

SATA II 4 Port PCI RAID Card RC217 User Manual

SATA II 4 Port PCI RAID Card RC217 User Manual SATA II 4 Port PCI RAID Card RC217 SATA II 4 Port PCI RAID Card This Manual is for many Models of SATAII RAID5 HBA that uses Silicon Image SATA II SiI3124 chipset: 1) 32bit PCI bus host card 2) 64bit PCI-X

More information

Intel architecture. Platform Basics. White Paper Todd Langley Systems Engineer/ Architect Intel Corporation. September 2010

Intel architecture. Platform Basics. White Paper Todd Langley Systems Engineer/ Architect Intel Corporation. September 2010 White Paper Todd Langley Systems Engineer/ Architect Intel Corporation Intel architecture Platform Basics September 2010 324377 Executive Summary Creating an Intel architecture design encompasses some

More information

Using High Availability Technologies Lesson 12

Using High Availability Technologies Lesson 12 Using High Availability Technologies Lesson 12 Skills Matrix Technology Skill Objective Domain Objective # Using Virtualization Configure Windows Server Hyper-V and virtual machines 1.3 What Is High Availability?

More information

ALL-USB-RS422/485. User Manual. USB to Serial Converter RS422/485. ALLNET GmbH Computersysteme 2015 - Alle Rechte vorbehalten

ALL-USB-RS422/485. User Manual. USB to Serial Converter RS422/485. ALLNET GmbH Computersysteme 2015 - Alle Rechte vorbehalten ALL-USB-RS422/485 USB to Serial Converter RS422/485 User Manual ALL-USB-RS422/485 USB to RS-422/485 Plugin Adapter This mini ALL-USB-RS422/485 is a surge and static protected USB to RS-422/485 Plugin Adapter.

More information

Logical Operations. Control Unit. Contents. Arithmetic Operations. Objectives. The Central Processing Unit: Arithmetic / Logic Unit.

Logical Operations. Control Unit. Contents. Arithmetic Operations. Objectives. The Central Processing Unit: Arithmetic / Logic Unit. Objectives The Central Processing Unit: What Goes on Inside the Computer Chapter 4 Identify the components of the central processing unit and how they work together and interact with memory Describe how

More information

The Central Processing Unit:

The Central Processing Unit: The Central Processing Unit: What Goes on Inside the Computer Chapter 4 Objectives Identify the components of the central processing unit and how they work together and interact with memory Describe how

More information

I/O Virtualization Using Mellanox InfiniBand And Channel I/O Virtualization (CIOV) Technology

I/O Virtualization Using Mellanox InfiniBand And Channel I/O Virtualization (CIOV) Technology I/O Virtualization Using Mellanox InfiniBand And Channel I/O Virtualization (CIOV) Technology Reduce I/O cost and power by 40 50% Reduce I/O real estate needs in blade servers through consolidation Maintain

More information

PCI Express Impact on Storage Architectures and Future Data Centers

PCI Express Impact on Storage Architectures and Future Data Centers PCI Express Impact on Storage Architectures and Future Data Centers Ron Emerick, Oracle Corporation Author: Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is

More information

White Paper: M.2 SSDs: Aligned for Speed. Comparing SSD form factors, interfaces, and software support

White Paper: M.2 SSDs: Aligned for Speed. Comparing SSD form factors, interfaces, and software support White Paper: M.2 SSDs: Aligned for Speed Comparing SSD form factors, interfaces, and software support M.2 SSDs: Aligned for Speed A flurry of new standards activity has opened a wide range of choices for

More information

10 Gigabit Ethernet: Scaling across LAN, MAN, WAN

10 Gigabit Ethernet: Scaling across LAN, MAN, WAN Arasan Chip Systems Inc. White Paper 10 Gigabit Ethernet: Scaling across LAN, MAN, WAN By Dennis McCarty March 2011 Overview Ethernet is one of the few protocols that has increased its bandwidth, while

More information

White Paper. Enhancing Storage Performance and Investment Protection Through RAID Controller Spanning

White Paper. Enhancing Storage Performance and Investment Protection Through RAID Controller Spanning White Paper Enhancing Storage Performance and Investment Protection Through RAID Controller Spanning May 2005 Introduction It is no surprise that the rapid growth of data within enterprise networks is

More information

Configuring Memory on the HP Business Desktop dx5150

Configuring Memory on the HP Business Desktop dx5150 Configuring Memory on the HP Business Desktop dx5150 Abstract... 2 Glossary of Terms... 2 Introduction... 2 Main Memory Configuration... 3 Single-channel vs. Dual-channel... 3 Memory Type and Speed...

More information

Windows Server Performance Monitoring

Windows Server Performance Monitoring Spot server problems before they are noticed The system s really slow today! How often have you heard that? Finding the solution isn t so easy. The obvious questions to ask are why is it running slowly

More information

PEX 8748, PCI Express Gen 3 Switch, 48 Lanes, 12 Ports

PEX 8748, PCI Express Gen 3 Switch, 48 Lanes, 12 Ports , PCI Express Gen 3 Switch, 48 Lanes, 12 Ports Highlights General Features o 48-lane, 12-port PCIe Gen 3 switch - Integrate d 8.0 GT/s SerDes o 27 x 27mm 2, 676-pin BGA package o Typical Power: 8.0 Watts

More information

EUCIP - IT Administrator. Module 1 - PC Hardware. Version 2.0

EUCIP - IT Administrator. Module 1 - PC Hardware. Version 2.0 EUCIP - IT Administrator Module 1 - PC Hardware Version 2.0 Module 1 Goals Module 1 The PC Hardware module requires the candidate to know and recognise the basic physical make-up of a personal computer

More information

AcerAltos-1200_2CPU_PIII-866. Hardware Certification Report Vendor and Model Information

AcerAltos-1200_2CPU_PIII-866. Hardware Certification Report Vendor and Model Information Seite 1 von 14 Altos 1200 OS Certification Posted by : Belle Chu Contact Author Last Updated : 12/11/2000 04:39:34 AM,,,,,,,,,,,,,, Sun Solaris Altos 1200 AcerAltos-1200_2CPU_PIII-866 Solaris 8 Hardware

More information

Appendix A: Camera connectors

Appendix A: Camera connectors Appendix A: Camera connectors USB: Standard Type A (provides power) and Type B (consumes power) USB 2.0 connectors + and terminals provide 5V @ 500mA and ground respectively for USB2.0 and up to 2A for

More information

EUCIP IT Administrator - Module 1 PC Hardware Syllabus Version 3.0

EUCIP IT Administrator - Module 1 PC Hardware Syllabus Version 3.0 EUCIP IT Administrator - Module 1 PC Hardware Syllabus Version 3.0 Copyright 2011 ECDL Foundation All rights reserved. No part of this publication may be reproduced in any form except as permitted by ECDL

More information

Cisco MCS 7816-I3 Unified Communications Manager Appliance

Cisco MCS 7816-I3 Unified Communications Manager Appliance Cisco MCS 7816-I3 Unified Communications Manager Appliance Cisco Unified Communications is a comprehensive IP communications system of voice, video, data, and mobility products and applications. It enables

More information

Artikel-Detailinformationen

Artikel-Detailinformationen Artikel-Detailinformationen Hersteller Art-Nr Hewlett-Packard 0110675M Bezeichnung 1 Compaq 6200 Pro SFF i3-2100 Bezeichnung 2 1x2GB, 250GB, Win 7 Pro 64, DFEI Bezeichnung 3 DVD+/-RW, Intel HD Graphics

More information

Optimizing Infrastructure Support For Storage Area Networks

Optimizing Infrastructure Support For Storage Area Networks Optimizing Infrastructure Support For Storage Area Networks December 2008 Optimizing infrastructure support for Storage Area Networks Mission critical IT systems increasingly rely on the ability to handle

More information

Learning Outcomes. Simple CPU Operation and Buses. Composition of a CPU. A simple CPU design

Learning Outcomes. Simple CPU Operation and Buses. Composition of a CPU. A simple CPU design Learning Outcomes Simple CPU Operation and Buses Dr Eddie Edwards eddie.edwards@imperial.ac.uk At the end of this lecture you will Understand how a CPU might be put together Be able to name the basic components

More information

Using Multipathing Technology to Achieve a High Availability Solution

Using Multipathing Technology to Achieve a High Availability Solution Using Multipathing Technology to Achieve a High Availability Solution Table of Contents Introduction...3 Multipathing Technology...3 Multipathing I/O Implementations...5 Storage Redundancy...5 Infortrend

More information

Industrial Multi-port Serial Cards

Industrial Multi-port Serial Cards SUNIX I.N.C. Success Stories Industrial Multi-port Cards Multi-port Cards Introduction & Features Universal PCI Cards - Lite Interface Cards RS-232/422/485 Interface Cards PCI Express Cards - Lite Interface

More information

Evaluation Report: HP Blade Server and HP MSA 16GFC Storage Evaluation

Evaluation Report: HP Blade Server and HP MSA 16GFC Storage Evaluation Evaluation Report: HP Blade Server and HP MSA 16GFC Storage Evaluation Evaluation report prepared under contract with HP Executive Summary The computing industry is experiencing an increasing demand for

More information

VITA 46, 48, and 65: The Next Generation VME system replacement

VITA 46, 48, and 65: The Next Generation VME system replacement Acromag, Incorporated 30765 S Wixom Rd, PO Box 437, Wixom, MI 48393-7037 USA Tel: 248-295-0310 Fax: 248-624-9234 www.acromag.com Introduction to VITA 46, 48, and 65: The Next Generation VME system replacement

More information

Ways to Use USB in Embedded Systems

Ways to Use USB in Embedded Systems Ways to Use USB in Embedded Systems by Yingbo Hu, R&D Embedded Engineer and Ralph Moore, President of Micro Digital Universal Serial Bus (USB) is a connectivity specification that provides ease of use,

More information

Using Segmentation to Increase Network Performance

Using Segmentation to Increase Network Performance White Paper Intel Adapters Network Management Network Performance Using Segmentation to Increase Network Performance More network users, greater application complexity, larger file sizes all of these can

More information

enabling Ultra-High Bandwidth Scalable SSDs with HLnand

enabling Ultra-High Bandwidth Scalable SSDs with HLnand www.hlnand.com enabling Ultra-High Bandwidth Scalable SSDs with HLnand May 2013 2 Enabling Ultra-High Bandwidth Scalable SSDs with HLNAND INTRODUCTION Solid State Drives (SSDs) are available in a wide

More information

COMPUTER HARDWARE & SERVICING QUESTION BANK

COMPUTER HARDWARE & SERVICING QUESTION BANK COMPUTER HARDWARE & SERVICING QUESTION BANK UNIT 1 PART A 1. Define processor socket 2. What do you mean by chipset 3. Define jumpers 4. What is the use of a port 5. Define motherboard form factor 6. What

More information

Technical Product Specifications Dell Dimension 2400 Created by: Scott Puckett

Technical Product Specifications Dell Dimension 2400 Created by: Scott Puckett Technical Product Specifications Dell Dimension 2400 Created by: Scott Puckett Page 1 of 11 Table of Contents Technical Product Specifications Model 3 PC Technical Diagrams Front Exterior Specifications

More information

Computer buses and interfaces

Computer buses and interfaces FYS3240 PC-based instrumentation and microcontrollers Computer buses and interfaces Spring 2011 Lecture #5 Bekkeng 15.1.2011 The most common data acquisition buses available today Internal computer buses

More information