Doping and Silicon Reference: Chapter 4 Jaeger or Chapter 3 Ruska Recall dopants in silicon (column IV element) Column V extra electrons N type

Similar documents
Semiconductor doping. Si solar Cell

Conductivity of silicon can be changed several orders of magnitude by introducing impurity atoms in silicon crystal lattice.

ELEC 3908, Physical Electronics, Lecture 15. BJT Structure and Fabrication

Etching Etch Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference between

Solar Photovoltaic (PV) Cells

Chapter 5: Diffusion. 5.1 Steady-State Diffusion

Chapter 5. Second Edition ( 2001 McGraw-Hill) 5.6 Doped GaAs. Solution

How To Implant Anneal Ion Beam

AN900 APPLICATION NOTE

Introduction to VLSI Fabrication Technologies. Emanuele Baravelli

Graduate Student Presentations

Coating Technology: Evaporation Vs Sputtering

Sheet Resistance = R (L/W) = R N L

INTRODUCTION TO ION IMPLANTATION Dr. Lynn Fuller, Dr. Renan Turkman Dr Robert Pearson

Introduction To Materials Science FOR ENGINEERS, Ch. 5. Diffusion. MSE 201 Callister Chapter 5

Project 2B Building a Solar Cell (2): Solar Cell Performance

Solid State Detectors = Semi-Conductor based Detectors

Lecture 030 DSM CMOS Technology (3/24/10) Page 030-1

Silicon-On-Glass MEMS. Design. Handbook

Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle

Crystalline solids. A solid crystal consists of different atoms arranged in a periodic structure.

Semiconductors, diodes, transistors

Improved Contact Formation for Large Area Solar Cells Using the Alternative Seed Layer (ASL) Process

Optical Hyperdoping: Transforming Semiconductor Band Structure for Solar Energy Harvesting

In order to solve this problem it is first necessary to use Equation 5.5: x 2 Dt. = 1 erf. = 1.30, and x = 2 mm = m. Thus,

Vacuum Evaporation Recap

MICROPOSIT LOL 1000 AND 2000 LIFTOFF LAYERS For Microlithography Applications

Advanced VLSI Design CMOS Processing Technology

Lapping and Polishing Basics

Lezioni di Tecnologie e Materiali per l Elettronica

Principles of Ion Implant

Secondary Ion Mass Spectrometry

Module 1 : Conduction. Lecture 5 : 1D conduction example problems. 2D conduction

Process simulation. Maria Concetta Allia

Photolithography. Class: Figure Various ways in which dust particles can interfere with photomask patterns.

... complement Information for Processing

h e l p s y o u C O N T R O L

3. Diodes and Diode Circuits. 3. Diodes and Diode Circuits TLT-8016 Basic Analog Circuits 2005/2006 1

Chapter Outline. Diffusion - how do atoms move through solids?

LAB IV. SILICON DIODE CHARACTERISTICS

The Three Heat Transfer Modes in Reflow Soldering

Solar Cell Parameters and Equivalent Circuit

Fabrication and Manufacturing (Basics) Batch processes

Types of Epitaxy. Homoepitaxy. Heteroepitaxy

Module 7 Wet and Dry Etching. Class Notes

Lecture 30: Cleanroom design and contamination control

Fall 2004 Ali Shakouri

1700V Bi-Mode Insulated Gate Transistor (BIGT) on Thin Wafer Technology

SEMICONDUCTOR I: Doping, semiconductor statistics (REF: Sze, McKelvey, and Kittel)

How to measure absolute pressure using piezoresistive sensing elements

Chapter 11 PVD and Metallization

Stability of Evaporating Polymer Films. For: Dr. Roger Bonnecaze Surface Phenomena (ChE 385M)

Solid-State Physics: The Theory of Semiconductors (Ch ) SteveSekula, 30 March 2010 (created 29 March 2010)

Characteristics of blocking voltage for power 4H-SiC BJTs with mesa edge termination

Dry Etching and Reactive Ion Etching (RIE)

Hello and Welcome to this presentation on LED Basics. In this presentation we will look at a few topics in semiconductor lighting such as light

Chemical Sputtering. von Kohlenstoff durch Wasserstoff. W. Jacob

Paper Chromatography: Separation and Identification of Five Metal Cations

High power picosecond lasers enable higher efficiency solar cells.

The Physics of Energy sources Renewable sources of energy. Solar Energy

Surface Treatments. Corrosion Protective coatings for harsh environments (catalytic converters, electrochemical cells )

Resists, Developers and Removers

Lecture 11. Etching Techniques Reading: Chapter 11. ECE Dr. Alan Doolittle

How compact discs are made

ENEE 313, Spr 09 Midterm II Solution

Sample Exercise 12.1 Calculating Packing Efficiency

MOS (metal-oxidesemiconductor) 李 2003/12/19

Coating Thickness and Composition Analysis by Micro-EDXRF

Defect Engineering in Semiconductors

The MOSFET Transistor

Formation of solids from solutions and melts

Excerpt Direct Bonded Copper

Damage-free, All-dry Via Etch Resist and Residue Removal Processes

Solar Energy Discovery Lab

Contamination. Cleanroom. Cleanroom for micro and nano fabrication. Particle Contamination and Yield in Semiconductors.

Defects Introduction. Bonding + Structure + Defects. Properties

Characteristic curves of a solar cell

Diffusion and Fluid Flow

Application Notes FREQUENCY LINEAR TUNING VARACTORS FREQUENCY LINEAR TUNING VARACTORS THE DEFINITION OF S (RELATIVE SENSITIVITY)

Defense Technical Information Center Compilation Part Notice

Free Electron Fermi Gas (Kittel Ch. 6)

Diodes and Transistors

When the fluid velocity is zero, called the hydrostatic condition, the pressure variation is due only to the weight of the fluid.

Auditing a Printed Circuit Board Fabrication Facility Greg Caswell

VLSI Fabrication Process

Lab 6: Paper Chromatography. Pages Pre-lab page 151 No Post lab Chromatogram must be turned in attached to lab report

Evaluating Surface Roughness of Si Following Selected Lapping and Polishing Processes

FUNDAMENTAL PROPERTIES OF SOLAR CELLS

The atomic packing factor is defined as the ratio of sphere volume to the total unit cell volume, or APF = V S V C. = 2(sphere volume) = 2 = V C = 4R

Peltier Application Note

The Periodic Table: Periodic trends

Physics 441/2: Transmission Electron Microscope

Laboratory #3 Guide: Optical and Electrical Properties of Transparent Conductors -- September 23, 2014

Ultra-High Density Phase-Change Storage and Memory

Lecture 9. Surface Treatment, Coating, Cleaning

1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.

Theory of Transistors and Other Semiconductor Devices

Department of Electrical Engineering Texas A&M University

Force on Moving Charges in a Magnetic Field

Preface Light Microscopy X-ray Diffraction Methods

Transcription:

Doping and Silicon Reference: Chapter 4 Jaeger or Chapter 3 Ruska Recall dopants in silicon (column IV element) Column V extra electrons N type dopant N D P Phospherus, As Arsenic & Sb Antimony most common Column III holes (missing e s) Acceptors P type dopant N A B Boron, Al Aluminum most common For Diodes and transistors need to make P and N junctions Doping is inserting the impurities into the substrate

Diffusion and Ion implantation N & P Dopants determine the resistivity of material Very low levels for change 1 cm 3 Silicon has 5.5x10 22 atoms Significant resistivity changes at even 10 10 dopant atoms/cc Typical doping begins at 10 13 atoms/cc N A or N D Note N lower resistivity than p: due to higher carrier mobility Near linear relationship below 0.2 ohm-cm (~10 16 cm -3 ) Above that high doping effects At 10 19 get significant degeneracy effects There quantum effects become important Typical Si wafer substrate is about 1-10 ohm-cm or 10 15-10 16 cm -3

Diffusion and Dopant Location Dopping is adding impurities to Silicon Thermal diffusion process easiest Directly implanting (injecting) more expensive Dopant Atoms Substitutional replaces Si: Called activated dopants ie n and p carriers created Interstitial dopant: pushes out Si True Interstitial dopant atoms: not activated no carriers

Diffusion under Concentration Gradient Dopant moves from heavy concentration area to lower concentration area Reason: simple statistics of motion: More dopant in heavy area Hence more heading in lower dopant direction Higher the temperature the faster dopants move Hence for doping done in a furnace

Diffusion Theory Reference: Chapter 4 Jaeger or Chapter 3 Ruska Diffusion equations for the flux of dopants into the substrate Diffusion flow follows Fick's First Law J N( x, t) = D = D N( x, t) x Where: N = Impurity concentration: atoms/cc J = particle flux (atoms/cc/sec) D = diffusion coefficient (cm 2 /sec) Continuity Equation Now relate the flux to the changes in time and position of dopant Continuity Equation: Fick's Second Law t J = x N( x,t ) = D = x x D N( x,t ) = 2 x 2 N 2 D Where: t = time This is the Diffusion differential equation in 1 dimension Assumption is that D is constant with x N

Diffusion Solutions Solutions depend on Boundary Conditions Solutions in terms of Dt (Diffusion coef x time) Two typical cases depending on the source conditions Constant Source Diffusion Constant source one common condition: ie unlimited dopant N(x, t) = N0 erfc Total impurity concentration Q = 0 Limited Source Diffusion Total Dopant is fixed 2 N( x, t) dx = 2N x Dt 0 Dt π N( x, t) = Q πdt exp x 2Dt

Constant Source Diffusion Solutions Constant source one common condition: ie unlimited dopant Surface concentration is fixed for all diffusion time x N(x, t) = N0 erfc 2 Dt Note this involves the Complementary Error Function Total impurity concentration Q = 0 N( x, t) dx = 2N 0 Dt π

Useful Error Function erfc(x) Approximations Error function erf(x), Complementry Error Function erfc(x) are erf ( x) = x 2 e s π erfc( x) = 1 erf ( x) = 0 2 2 π ds x e s 2 erf(x) hard to find but easy to approximate with erf ( x ) = 1 2 2 ( a t + a t + a t ) 1 t = where 1+ px p 1 2 3 e ds x = 0.47047 2 a 1 = 0.3480242, a 2 = -0.0958798, a 3 = 0.7478556 See Abramowitz & Segun (Handbook of Mathematical Functions) Error on this is < 2.5x10-5 for all x We are using complementary error function erfc(x) = 1 - erf(x) erfc(0) = 1 erfc( ) = 0 Approximation has <2% error for x << 5.5 For x > 5.5 use asymptotic approximation e 1 erfc( x ) 1 as x 2 x π 2x Excel spreadsheet has erf and erfc built in. but become inaccurate for x>5.4 then use asymptotic equ. For x > 5.4 then ierfc(x) becomes x 2 e ierfc( x ) 2 2x x 2 π as x

Limited Source Diffusion Solutions Where total dopant is fixed Surface dopant falls with time while dopant goes deeper N( x,t ) = Q πdt exp 2 x 2Dt Often do constant source first (high concentration very shallow) Then drive in deeper using limited source

Comparison of Normalized Gaussian & ERFC erfc(x) has much steeper curve than Gaussian Thus sharper boundry

Diffusion Constants in Si For common dopants: Change with temperature Follows Arrhenius Formula (E A = activation energy of diffusion) E = A D D0 exp KT E A = activation energy of diffusion

Diffusion Constants in Si High diffusion coef D for poisons: Cu, Au, Fe & Li

Formation of PN Junction For diodes and transistors want to create a PN junction (interface) When diffusion falls below background dopant May be substrate level (diode) or previous diffusion Carrier level becomes p-n = N A -N D

Limits to Diffusion: Solid Solubility Sets upper limit to diffusion Silicon participates out the dopant at higher levels Limit is set the solid solubility of particular dopant in Si Complicated function of Temperature at diffusion

Common Process: Predeposition & Drive in Use diffusion to create thin layer of highly doped material Then drive in dopant from this layer as limited source at surface

Dopant And Masks Commonly use patterned layer (oxide mostly) as mask Hence grow oxide, pattern with resist, etch oxide, strip for mask Then diffuse dopant at high temp (too high for resist) Dopant diffuses under mask

Dopant Diffusion Under Mask Under mask diffusion depends on type: Constant or limited source

Common Dopant Sources Often have solid, liquid and gaseous sources Different materials for each source type

Furnace Seceptor Sources Boron Nitride wafer seseptors, between wafers Grow layer of Boron oxide on surface (soft) In furnace oxide releases Boron to wafers Boron dopant on surface of wafers Note wafers front faces seceptor Easy to do but disks change over time

Gas Dopant Sources Dopant containing gas flows over wafer Usually have a carrier gas (nitrogen) Dangerous gas product output

Bubbler Dopant Souce Use gas or liquid dopant in bubbler to furnace

Safety and Dopant Sources Common sources very deadly Measure exposure limit for 8 hours in parts per million (ppm)

Uniformity of Dopant Distribution Variation with Vapour source Dopants Doping level varies with gas flow Note variation with flow direction

Spin-on Glass Dopants Glasses with dopant dissolved in solvent Spin on like photoresist Viscosity and spin speed control thickness Usually diluted with ethanol Types available: As (arsenosilica) B (Borosilica) P (phosphorosilica) Sb (antimoysilica) After spin on bake: 250 o C, 15 min. Baking densifies film, removes water Diffusion proceeds as with constant source diffusion

Sheet Resistance Definition First measure of doped region is the change in resistivity Sheet resistance used for thin films or layers Measure resistance in Ohms per square Typically put in a test (unprocessed) wafer at that doping process Use these monitor wafers for sheet resistance during processing

Test Structures for Sheet Resistance Always create test structures to monitor process Typically place at edge of chip or special patterns in wafer Measure resistance sheet resistance Ohms/sq. Linear test structures

Estimating Resistance Often state size of structure in terms of squares Thus for metal contact to diffusion pads get

Surface Dopant Density vs Junction Depth Relationship between junction depth, Background N B and surface dopant concentration N 0 Different charts for Constant and Limited source, n & p type

4 Point Probe Sheet Resistance Measurement Test structures often not measureable during processing Instead use 4 point probe stations Use 2 current sources, separate from V measurement Thus do not get resistive loss in measurement Use on test wafer

Common Resistance Test Structure: Van der Pauw 4 point probe type test structure for post fabrication tests Need to add metallization contacts first Measures sheet resistance 4 point structures on lab wafers two for p and n dopants

Angle Lapping: Stain Measurement of Junction thickness For all doping need to determine dopant depth/profile For diodes/transistors junction depth important process Typically put in a test (unprocessed) wafer at that doping process Lap (grind away) test wafer at shallow angle (< 2 o ) After lapping stain the wafer to identify dopant Staining N type Junction Place drop of copper suphate (CuSO 4 ) junction Illuminate junction with intense light (UV best) causes junction to forward bias Voltage causes Cu ++ to plate on n side

Interference Technique for Grove Angle lap & stain wafers Place Glass slide over wafer Illuminate with single wavelength light laser or sodium vapour light Get optical interference creating lines at half wavelength Junction depth by counting lines x j ( ) = d tan θ = λ N 2

Cylinder Grove of Junctions To get shallow angle use a rotating cylinder Grove & stain, then measure linear distance Depth calculated as below

Advanced Techniques for Dopant Measurement

Spreading Resistance Make angle grove Now use 4 point probe across width of grove Good for junctions greater than 1 microns Gives junction profiles

Secondary Ion Mass Spectrometry (SIMS) Bombard surface in vacuum with ions (1-20 KeV) Nocks atoms off surface (sputtering) Sputtered atoms collect in Mass Spectrometer Count the number of atoms with specific charge/mass ratio Si different than dopants Can sputter down depth of sample measuring ratios Get a depth versus dopant profile Can map the dopants vs position Expensive: about $500/$1000 per profile

Scanning Ion Microscopy (SMIS) Get 2D map of dopant profile Expensive: about $1000 per profile Great for complex 2D structures