DUAL UP-COUNTER High-Voltage Silicon-Gate CMOS

Similar documents
CD4013BC Dual D-Type Flip-Flop

CD4013BC Dual D-Type Flip-Flop

MM74HC273 Octal D-Type Flip-Flops with Clear

MM74HC174 Hex D-Type Flip-Flops with Clear

Obsolete Product(s) - Obsolete Product(s)

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

MM74C74 Dual D-Type Flip-Flop

MM74HC14 Hex Inverting Schmitt Trigger

74AC191 Up/Down Counter with Preset and Ripple Clock

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

MM74HC4538 Dual Retriggerable Monostable Multivibrator

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop

HCC/HCF4027B DUAL-J-K MASTER-SLAVE FLIP-FLOP

MC14175B/D. Quad Type D Flip-Flop

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate


.LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC154 4 TO 16 LINE DECODER/DEMULTIPLEXER. HIGH SPEED tpd = 15 ns (TYP.) at VCC =5V

74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs

HCC/HCF4032B HCC/HCF4038B

HCF4081B QUAD 2 INPUT AND GATE

HCF4070B QUAD EXCLUSIVE OR GATE

. MEDIUM SPEED OPERATION - 8MHz . MULTI-PACKAGE PARALLEL CLOCKING FOR HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE

DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54/M74HC190 M54/M74HC191 4 BIT SYNCHRONOUS UP/DOWN COUNTERS. fmax = 48 MHz (TYP.

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

HCC4541B HCF4541B PROGRAMMABLE TIMER

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

DATA SHEET. HEF40193B MSI 4-bit up/down binary counter. For a complete data sheet, please also download: INTEGRATED CIRCUITS

74F168*, 74F169 4-bit up/down binary synchronous counter

HCF4001B QUAD 2-INPUT NOR GATE

MADR TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.

HCF4056B BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

INTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook.

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.

HCF4028B BCD TO DECIMAL DECODER

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

HCF4010B HEX BUFFER/CONVERTER (NON INVERTING)

Description. Table 1. Device summary. Order code Temperature range Package Packing Marking

8-bit synchronous binary down counter

MC14008B. 4-Bit Full Adder

DM74LS151 1-of-8 Line Data Selector/Multiplexer

Description. Table 1. Device summary. Order code Temperature range Package Packaging Marking

Tone Ringer SL2410 LOGIC DIAGRAM PIN ASSIGNMENT SLS

8-bit binary counter with output register; 3-state

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. tpd = 9 ns (TYP.

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

DATA SHEET. HEF4017B MSI 5-stage Johnson counter. For a complete data sheet, please also download: INTEGRATED CIRCUITS

74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

74HC393; 74HCT393. Dual 4-bit binary ripple counter

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators. Functional Schematic. Features. Description. Pin Configuration 2

DM54161 DM74161 DM74163 Synchronous 4-Bit Counters

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger

DATA SHEET. HEF40374B MSI Octal D-type flip-flop with 3-state outputs. For a complete data sheet, please also download: INTEGRATED CIRCUITS

74HC4040; 74HCT stage binary ripple counter

MC14001B Series. B Suffix Series CMOS Gates MC14001B, MC14011B, MC14023B, MC14025B, MC14071B, MC14073B, MC14081B, MC14082B

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

SN54/74LS192 SN54/74LS193

DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

1-of-4 decoder/demultiplexer

CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary Counters

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

74HC74; 74HCT General description. 2. Features and benefits. 3. Ordering information

DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

Quad 2-input NAND Schmitt trigger

CD4008BM CD4008BC 4-Bit Full Adder

5495A DM Bit Parallel Access Shift Registers

3-to-8 line decoder, demultiplexer with address latches

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)

CD4027BMS. CMOS Dual J-K Master-Slave Flip-Flop. Pinout. Features. Functional Diagram. Applications. Description. December 1992

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

DM74121 One-Shot with Clear and Complementary Outputs

74HC573; 74HCT General description. 2. Features and benefits. Octal D-type transparent latch; 3-state

Low-power D-type flip-flop; positive-edge trigger; 3-state

INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook

74HC165; 74HCT bit parallel-in/serial out shift register

74HC154; 74HCT to-16 line decoder/demultiplexer

DM74LS05 Hex Inverters with Open-Collector Outputs

Transcription:

IW4B DUAL UP-COUNTER High- Silicon-Gate CMOS The IW4B Dual Binary Up-Counter coists two identical, internally synchronous 4-stage counters. The counter stages are D-type flip-flops having interchangeable CLOCK and ENABLE lines for incrementing on either the positive-going or negative-going traition. For singleunit operation the ENABLE input is maintained high and the counter advances on each positive-going traition of the CLOCK. The counters are cleared by high levels on their RESET lines. The counter can be cascaded in the ripple mode by connecting Q4 to the enable input of the subsequent counter while the CLOCK input of the latter is held low. Operating Range: 3.0 to 18 V Maximum input current of 1 µa at 18 V over full packagetemperature range; 0 na at 18 V and 2 Noise margin (over full package temperature range): 1.0 V min @.0 V supply 2.0 V min @.0 V supply 2. V min @.0 V supply ORDERING INFORMATION IW4BN Plastic IW4BD SOIC T A = - to 12 C for all packages PIN ASSIGNMENT LOGIC DIAGRAM PIN 16=V CC PIN 8= GND FUNCTION TABLE Inputs Outputs CLOCK ENABLE RESET Mode H L Increment Counter L L Increment Counter X L No Change X L No Change L L No Change H L No Change X X H Q1 thru Q4=L X = don t care 1

IW4B MAXIMUM RATINGS * Symbol Parameter Value V CC DC Supply (Referenced to GND) -0. to + V V IN DC Input (Referenced to GND) -0. to V CC +0. V V OUT DC Output (Referenced to GND) -0. to V CC +0. V I IN DC Input, per Pin ± ma P D Power Dissipation in Still Air, Plastic DIP+ 70 mw SOIC Package+ 00 P D r Dissipation per Output Traistor 0 mw Tstg Storage Temperature -6 to +0 T L Lead Temperature, 1 mm from Case for Seconds (Plastic DIP or SOIC Package) 260 * Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditio. +Derating - Plastic DIP: - mw/ from 6 to 12 SOIC Package: : - 7 mw/ from 6 to 12 RECOMMENDED OPERATING CONDITIONS Symbol Parameter Min Max V CC DC Supply (Referenced to GND) 3.0 18 V V IN, V OUT DC Input, Output (Referenced to 0 V CC V GND) T A Operating Temperature, All Package Types - +12 This device contai protection circuitry to guard agait damage due to high static voltages or electric fields. However, precautio must be taken to avoid applicatio of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V IN and V OUT should be cotrained to the range GND (V IN or V OUT ) V CC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V CC ). Unused outputs must be left open. 2

IW4B DC ELECTRICAL CHARACTERISTICS(s Referenced to GND) Symbol Parameter Test Conditio V - 2 12 V IH Minimum High- V OUT = 0. V or V CC - 0.V.0 3. 3. 3. V Level Input V OUT = 1.0 V or V CC - 1.0 V 7 7 7 V OUT = 1. V or V CC - 1.V 11 11 11 V IL Maximum Low - V OUT = 0. V or V CC - 0.V.0 1. 1. 1. V Level Input V OUT = 1.0 V or V CC - 1.0 V 3 3 3 V OUT = 1. V or V CC - 1.V 4 4 4 V OH Minimum High- V IN =GND or V CC.0 4.9 4.9 4.9 V Level Output 9.9 9.9 9.9 14.9 14.9 14.9 V OL Maximum Low- V IN =GND or V CC.0 0.0 0.0 0.0 V Level Output 0.0 0.0 0.0 0.0 0.0 0.0 I IN Maximum Input V IN = GND or V CC 18 ±0.1 ±0.1 ±1.0 µa Leakage I CC Maximum Quiescent Supply (per Package) V IN = GND or V CC.0 0 0 0 300 600 3000 µa I OL Minimum Output Low (Sink) I OH Minimum Output High (Source) V IN = GND or V CC U OL =0.4 V U OL =0. V U OL =1. V V IN = GND or V CC U OH =2. V U OH =4.6 V U OH =9. V U OH =13. V.0.0.0 0.64 1.6 4.2-2 -0.64-1.6-4.2 0.1 1.3 3.4-1.6-0.1-1.3-3.4 0.36 0.9 2.4-1. -0.36-0.9-2.4 ma ma 3

IW4B AC ELECTRICAL CHARACTERISTICS(C L =0pF, R L =kω, Input t r =t f = ) Symbol Parameter V - 2 12 f max Maximum ClockFrequency, (Figure 1).0 1. 1. 0.7 3 3 1. 4 4 2 t PHL, t PLH t PHL Maximum Propagation Delay, Clock or Enable to Output (Figures 1,3) Maximum Propagation Delay, Reset to Output (Figure 2) t THL, t TLH Maximum Output Traition Time, Any Output (Figure 1).0.0.0 60 230 60 22 170 0 60 230 60 22 170 0 11 460 3 1300 40 340 C IN Maximum Input Capacitance - 7. pf MHz TIMING REQUIREMENTS(C L =0pF, R L = kω, Input t r =t f = ) Symbol Parameter V - 2 12 t w Minimum Pulse Width, Clock (Figure 1).0 0 0 70 70 140 t w Minimum Pulse Width, Reset (Figure 2).0 t w t r, t f Minimum Pulse Width, Enable (Figure 3) Maximum Input Rise and Fall Times (Figure 1).0.0 1 140 1 140 00 2 0 2 µs Figure 1. Switching Waveforms Figure 2. Switching Waveforms 4

IW4B Figure 3. Switching Waveforms TIMING DIAGRAM EXPANDED LOGIC DIAGRAM (1/2 of the Device)