DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock



Similar documents
74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

54LS193 DM54LS193 DM74LS193 Synchronous 4-Bit Up Down Binary Counters with Dual Clock

DM74LS00 Quad 2-Input NAND Gate

DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

DM74LS05 Hex Inverters with Open-Collector Outputs


DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers

DM74LS151 1-of-8 Line Data Selector/Multiplexer

DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers

54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

74AC191 Up/Down Counter with Preset and Ripple Clock

DM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

MM74HC174 Hex D-Type Flip-Flops with Clear

CD4013BC Dual D-Type Flip-Flop

MM74HC273 Octal D-Type Flip-Flops with Clear

54LS169 DM54LS169A DM74LS169A Synchronous 4-Bit Up Down Binary Counter

DM54161 DM74161 DM74163 Synchronous 4-Bit Counters

DM74LS373/DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

DM74157 Quad 2-Line to 1-Line Data Selectors/Multiplexers

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer

CD4013BC Dual D-Type Flip-Flop

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

5495A DM Bit Parallel Access Shift Registers

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

MM74HC4538 Dual Retriggerable Monostable Multivibrator

MM74HC14 Hex Inverting Schmitt Trigger

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

Quad 2-Line to 1-Line Data Selectors Multiplexers

MM74C74 Dual D-Type Flip-Flop

DM74121 One-Shot with Clear and Complementary Outputs

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

DM54LS260 DM74LS260 Dual 5-Input NOR Gate

74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

5485 DM5485 DM Bit Magnitude Comparators

54157 DM54157 DM74157 Quad 2-Line to 1-Line Data Selectors Multiplexers

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary Counters

Obsolete Product(s) - Obsolete Product(s)

DM74184 DM74185A BCD-to-Binary and Binary-to-BCD Converters

DATA SHEET. HEF40193B MSI 4-bit up/down binary counter. For a complete data sheet, please also download: INTEGRATED CIRCUITS

54LS174,54LS175,DM54LS174,DM54LS175, DM74LS174,DM74LS175

74F168*, 74F169 4-bit up/down binary synchronous counter

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

CD4008BM CD4008BC 4-Bit Full Adder

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

CD4511BM CD4511BC BCD-to-7 Segment Latch Decoder Driver

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Features. Instruction. Decoder Control Logic, And Clock Generators. Address Compare amd Write Enable. Protect Register V PP.

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

SN54ALS191A, SN74ALS191A SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

Description. Table 1. Device summary. Order code Temperature range Package Packaging Marking

74VHC112 Dual J-K Flip-Flops with Preset and Clear

. MEDIUM SPEED OPERATION - 8MHz . MULTI-PACKAGE PARALLEL CLOCKING FOR HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE

HCC/HCF4027B DUAL-J-K MASTER-SLAVE FLIP-FLOP

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

HCC/HCF4032B HCC/HCF4038B

DATA SHEET. HEF40374B MSI Octal D-type flip-flop with 3-state outputs. For a complete data sheet, please also download: INTEGRATED CIRCUITS

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

INTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook.

HCF4028B BCD TO DECIMAL DECODER

8-bit binary counter with output register; 3-state

Features. Applications

Fairchild Solutions for 133MHz Buffered Memory Modules

MM54C150 MM74C Line to 1-Line Multiplexer

8-bit synchronous binary down counter

SN54/74LS192 SN54/74LS193

CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger

HCF4010B HEX BUFFER/CONVERTER (NON INVERTING)

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

Low-power D-type flip-flop; positive-edge trigger; 3-state

MC14175B/D. Quad Type D Flip-Flop

HCF4001B QUAD 2-INPUT NOR GATE

MC14008B. 4-Bit Full Adder

74AUP1G General description. 2. Features and benefits. Low-power D-type flip-flop with set and reset; positive-edge trigger

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648 SOIC D SUFFIX CASE 751B

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

6-BIT UNIVERSAL UP/DOWN COUNTER

Features INSTRUCTION DECODER CONTROL LOGIC AND CLOCK GENERATORS COMPARATOR AND WRITE ENABLE EEPROM ARRAY READ/WRITE AMPS 16

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

X9C102/103/104/503. Terminal Voltages ±5V, 100 Taps. Digitally-Controlled (XDCP) Potentiometer

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

How to Read a Datasheet

HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

74HC165; 74HCT bit parallel-in/serial out shift register

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

HCC4541B HCF4541B PROGRAMMABLE TIMER

Transcription:

September 1986 Revised March 2000 DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs change together when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (rippleclock) counters. The outputs of the four master-slave flip-flops are triggered by a LOW-to-HIGH level transition of either count (clock) input. The direction of counting is determined by which count input is pulsed while the other count input is held HIGH. The counter is fully programmable; that is, each output may be preset to either level by entering the desired data at the inputs while the load input is LOW. The output will change independently of the count pulses. This feature allows the counters to be used as modulo-n dividers by simply modifying the count length with the preset inputs. A clear input has been provided which, when taken to a high level, forces all outputs to the low level; independent Ordering Code: of the count and load inputs. The clear, count, and load inputs are buffered to lower the drive requirements of clock drivers, etc., required for long words. These counters were designed to be cascaded without the need for external circuitry. Both borrow and carry outputs are available to cascade both the up and down counting functions. The borrow output produces a pulse equal in width to the count down input when the counter underflows. Similarly, the carry output produces a pulse equal in width to the count down input when an overflow condition exists. The counters can then be easily cascaded by feeding the borrow and carry outputs to the count down and count up inputs respectively of the succeeding counter. Features Fully independent clear input Synchronous operation Cascading circuitry provided internally Individual preset each flip-flop Order Number Package Number Package Description DM74LS193M M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Body DM74LS193N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock Connection Diagram 2000 Fairchild Semiconductor Corporation DS006406 www.fairchildsemi.com

DM74LS193 Logic Diagram www.fairchildsemi.com 2

Timing Diagram DM74LS193 Note A: Clear overrides load, data, and count inputs Note B: When counting up, count-down input must be HIGH; when counting down, count-up input must be HIGH. 3 www.fairchildsemi.com

DM74LS193 Absolute Maximum Ratings(Note 1) Operating Free Air Temperature Range 0 C to +70 C Supply Voltage 7V Input Voltage 7V Storage Temperature Range 65 C to +125 C Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions table will define the conditions for actual device operation. Recommended Operating Conditions Symbol Parameter Min Nom Max Units V CC Supply Voltage 4.75 5 5.25 V V IH HIGH Level Input Voltage 2 V V IL LOW Level Input Voltage 0.8 V I OH HIGH Level Output Current 0.4 ma I OL LOW Level Output Current 8 ma f CLK Clock Frequency (Note 2) 0 25 Clock Frequency (Note 3) MHz t W Pulse Width of any Input (Note 4) 20 ns t SU Data Setup Time (Note 4) 20 ns t H Data Hold Time (Note 4) 0 ns t EN Enable Time to Clock (Note 4) 40 ns T A Free Air Operating Temperature 0 70 C Note 2: C L = 15 pf, R L = 2 kω, I A = 25 C and V CC = 5V. Note 3: C L = 50 pf, R L = 2 kω, I A = 25 C and V CC = 5V. Note 4: T A = 25 C and V CC = 5V. DC Electrical Characteristics Symbol Parameter Conditions Min Typ Max (Note 5) Units V I Input Clamp Voltage V CC = Min, I I = 18 ma 1.5 V V OH HIGH Level Output V CC = Min, I OH = Max 2.5 3.4 Voltage V IL = Max, V IH = Min 2.7 3.4 V V OL LOW Level Output V CC = Min, I OL = Max 0.25 0.4 Voltage V IL = Max, V IH = Min 0.35 0.5 V I OL = 4mA,V CC = Min 0.25 0.4 I I Input Current @ Max Input Voltage V CC = Max, V I = 7V 0.1 ma I IH HIGH Level Input Current V CC = Max, V I = 2.7V 20 µa I IL LOW Level Input Current V CC = Max, V I = 0.4V 0.4 ma I OS Short Circuit V CC = Max 20 100 Output Current (Note 6) 20 100 ma I CC Supply Current V CC = Max (Note 7) 19 34 ma Note 5: All typicals are at V CC = 5V, T A = 25 C. Note 6: Not more than one output should be shorted at a time, and the duration should not exceed one second. Note 7: I CC is measured with all outputs open, CLEAR and LOAD inputs grounded, and all other inputs at 4.5V. www.fairchildsemi.com 4

AC Electrical Characteristics From (Input) R L = 2 kω Symbol Parameter To (Output) C L = 15 pf C L = 50 pf Units Min Max Min Max f MAX Maximum Clock Frequency 25 20 MHz t PLH Propagation Delay Time Count Up to Carry 26 30 ns t PHL Propagation Delay Time Count Up to Carry 24 36 ns t PLH Propagation Delay Time Count Down to Borrow 24 29 ns t PHL Propagation Delay Time Count Down to Borrow 24 32 ns t PLH Propagation Delay Time Either Count to Any Q 38 45 ns t PHL Propagation Delay Time Either Count to Any Q 47 54 ns t PLH Propagation Delay Time Load to Any Q 40 41 ns t PHL Propagation Delay Time Load to Any Q 40 47 ns t PHL Propagation Delay Time Clear to Any Q 35 44 ns DM74LS193 5 www.fairchildsemi.com

DM74LS193 Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0150 Narrow Body Package Number M16A www.fairchildsemi.com 6

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com 7 www.fairchildsemi.com