Ping Pong Game with Touch-screen. March 2012



Similar documents
Car Racing Game. Figure 1 The Car Racing Game

MP3 Player CSEE 4840 SPRING 2010 PROJECT DESIGN.

Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai Jens Onno Krah

Nios II-Based Intellectual Property Camera Design

RAPID PROTOTYPING OF DIGITAL SYSTEMS Second Edition

An inertial haptic interface for robotic applications

Soft processors for microcontroller programming education

Note monitors controlled by analog signals CRT monitors are controlled by analog voltage. i. e. the level of analog signal delivered through the

2. Scope of the DE0 Board and Supporting Material

How To Calculate Kinematics Of A Parallel Robot

Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor

Chapter 11. Using MAX II User Flash Memory for Data Storage in Manufacturing Flow

CSE467: Project Phase 1 - Building the Framebuffer, Z-buffer, and Display Interfaces

Using Altera MAX Series as Microcontroller I/O Expanders

Networking Remote-Controlled Moving Image Monitoring System

INTRODUCTION TO DIGITAL SYSTEMS. IMPLEMENTATION: MODULES (ICs) AND NETWORKS IMPLEMENTATION OF ALGORITHMS IN HARDWARE

Digital Systems Design! Lecture 1 - Introduction!!

Implementation of Web-Server Using Altera DE2-70 FPGA Development Kit

Digital Systems Design. VGA Video Display Generation

RS232C < - > RS485 CONVERTER S MANUAL. Model: LD15U. Phone: / 97 / 98 (M)

Nios II Development Kit Version 5.1 SP1 Release Notes

Quartus II Software Design Series : Foundation. Digitale Signalverarbeitung mit FPGA. Digitale Signalverarbeitung mit FPGA (DSF) Quartus II 1

Below is a diagram explaining the data packet and the timing related to the mouse clock while receiving a byte from the PS-2 mouse:

Open Flow Controller and Switch Datasheet

Project Proposal: Monitoring and Processing Stock Market Data In Real Time Using the Cyclone V FPGA

Designing VM2 Application Boards

Fujisoft solves graphics acceleration for the Android platform

Quartus II Introduction Using VHDL Design

C8051F020 Utilization in an Embedded Digital Design Project Course. Daren R. Wilcox Southern Polytechnic State University Marietta, Georgia

Rapid System Prototyping with FPGAs

Extending the Power of FPGAs. Salil Raje, Xilinx

A Scalable Large Format Display Based on Zero Client Processor

SBC8600B Single Board Computer

Lesson 10: Video-Out Interface

NIOS II Based Embedded Web Server Development for Networking Applications

Medical Device Design: Shorten Prototype and Deployment Time with NI Tools. NI Technical Symposium 2008

SMART BOARD USER GUIDE FOR PC TABLE OF CONTENTS I. BEFORE YOU USE THE SMART BOARD. What is it?

PROFINET IRT: Getting Started with The Siemens CPU 315 PLC

Hardware Implementation of the Stone Metamorphic Cipher

Open Architecture Design for GPS Applications Yves Théroux, BAE Systems Canada

FLOOR INDICATORS CATALOGUE

8. Hardware Acceleration and Coprocessing

Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com

S a t S e r v i c e Gesellschaft für Kommunikationssysteme mbh

Xeon+FPGA Platform for the Data Center

Data Sheet. Desktop ESPRIMO. General

Microtronics technologies Mobile:

Quick Installation. A Series of Intelligent Bar Code Reader with NeuroFuzzy Decoding. Quick Installation

DRS-6/1 Doppler Radar Sensor

GeoMax GNSS Zenith10 & Zenith20 Series

Ms. Nicholas Spring VIDEO GAME DESIGN LESSON PLANS

Controlling a Dot Matrix LED Display with a Microcontroller

Lab 1: Introduction to Xilinx ISE Tutorial

2 SYSTEM DESCRIPTION TECHNIQUES

FLOOR INDICATORS CATALOGUE 2007

International Journal of Scientific & Engineering Research, Volume 4, Issue 6, June ISSN

Sample Project List. Software Reverse Engineering

4. Do you have a VGA splitter ( Y Cable)? a document camera?

Senses SV series industrial monitor user manual

Specification and Design of a Video Phone System

Video to PC Adapter. Model: Operation Manual

HDMI to 3G-SDI Converter Quick Installation Guide

E-Blocks Easy Internet Bundle

Building an Embedded Processor System on a Xilinx Zync FPGA (Profiling): A Tutorial

FLOOR INDICATORS CATALOGUE 2007

Technical Aspects of Creating and Assessing a Learning Environment in Digital Electronics for High School Students

Alcatel-Lucent OmniPCX Enterprise Communication Server TA-MMK (MMK V2)

The Advanced JTAG Bridge. Nathan Yawn 05/12/09

P&E Microcomputer Systems, Inc. P.O. Box 2044, Woburn, MA 01888, USA

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Microprocessor Project Laboratory

9/14/ :38

Fondamenti su strumenti di sviluppo per microcontrollori PIC

EC313 - VHDL State Machine Example

FPGA Music Project. Matthew R. Guthaus. Department of Computer Engineering, University of California Santa Cruz

7a. System-on-chip design and prototyping platforms

Embedded Electric Power Network Monitoring System

Introduction to the Altera Qsys System Integration Tool. 1 Introduction. For Quartus II 12.0

Lecture 2: Computer Hardware and Ports.

Quick Start Guide. The Raspberry Pi Single Board Computer. Source: Raspberry Pi & Wiki

MECE 102 Mechatronics Engineering Orientation

TEST CHAPTERS 1 & 2 OPERATING SYSTEMS

Using Mobile Processors for Cost Effective Live Video Streaming to the Internet

Multi-Touch Ring Encoder Software Development Kit User s Guide

Using the Agilent 3070 Tester for In-System Programming in Altera CPLDs

OLED into Mobile Main Display

DUKANE Intelligent Assembly Solutions

PROCESS AUTOMATION. OPERATING AND MONITORING IN HAzARDOUS AREAS AND INDUSTRIAL ENVIRONMENTS PRODUCT OVERVIEW

Graphics Card I/O Ports and Interfaces

Design and Verification of Nine port Network Router

A pragmatic look at higher frame rates in Digital Cinema

Tutorial for MPLAB Starter Kit for PIC18F

Computer and Set of Robots

Welcome to the tutorial for the MPLAB Starter Kit for dspic DSCs

AUTOMATIC NIGHT LAMP WITH MORNING ALARM USING MICROPROCESSOR

Architectures and Platforms

User's Manual 4x2 Matrix Switch

Video Conference System

SECTION PROGRAMMABLE LOGIC CONTROLLERS AND COMPUTER CONTROL SYSTEM PART 1 GENERAL Summary. A. Section Includes:

The self-starting solar-powered Stirling engine

Transcription:

Ping Pong Game with Touch-screen March 2012 xz2266 Xiang Zhou hz2256 Hao Zheng rz2228 Ran Zheng yc2704 Younggyun Cho

Abstract: This project is conducted using the Altera DE2 development board. We are aiming for implementing a touch-screen-based ping pong game. It will be a computer vs. player game with a specified rule. Player serves and receives the ball by touching the screen connected to DE2 board. The ball can accelerate and decelerate by control the moving speed of the bat. Introduction: The Ping Pong game is an extention of the real Ping Pong game. We set a few new rules for the game for example, the ball can bounce on the two horizontal sides of the screen and once the ball hits the perpendicular side of the screen, the game is over. In terms of movement of the bat, it can move in 2D screen by following the moving trajectory of the hand on the touch screen. The horizontal rebound velocity of the ball depends on the velocity of the moving bat when batting occurs. To implement the Ping pong game, the project will involve both hardware set up and software programming. Especially, due to the complexity of the touch screen, the hardware set up will take the most of the work. For the software part, the difficulty lies in how we realize the algorithm of the Ping pong Game. For the hardware part, the major workload is to set up the touch screen and interface. Moreover, the display of the game graphics can also take some efforts. Project Details: 1. General Idea The general idea of the project is that the Altera Cyclone II FPGA board is used to display the game graphics and the nios2 processor will transfer the received touch coordinates and velocity to the movement of the bat. Moreover, the nios2 will introduce the play rules of the game.

2. Implementation Incorporate VGA display with the TRDB_LTM Kit to develop the application using a digital touch panel on an Altera DE2 board. - VHDL (compiled with Quartus 7.2 and Nios II) will be used for the inter-connections of hardware. - C will be also employed to handle the hardware implementation. - The Terasic LCD Touch Panel Module (LTM) board is a displayer and a controller. - A 40-pin IDE cable will be used for connecting between the LTM and the DE2 board. 3. Hardware Organization and Peripheral Set Up Figures in this section are the block diagrams of the basic hardware architecture and thus makes the FPGA board programmable. Touch Screen Processor Block Diagram The LTM consists of three major components: LCD touch panel module, AD converter, and 40-pin expansion header. All of the interfaces on the LTM are connected to Altera DE2 board via the 40-pin expansion connector. The LCD and touch panel module will take the control signals provided directly from FPGA as input and display images on the LCD panel. Finally, the AD converter will convert the

coordinates of the touch point to its corresponding digital data and output to the FPGA via the expansion header. System Structure 4. Software Infrastructure and Implementation With the properly set up hardware, the software can access to each module through the connector. The C code will try to read the coordinate input from the LCD panel. Then the program will react to the input and then transfer the discrete coordinate input data to the velocity and movement direction of the bat. Meanwhile, the program will check to see if the bat hit the ball or not and then calculate the rebound speed and direction of the ball. Moreover, another part of the software design is to control the movement of the ball. At the beginning of the game, the ball will move from the middle of the table and run at a constant speed and direction. If the ball hit the parallel sides of the game table, the ball will rebound at the same speed but with the symmetry direction. For another situation, if the ball hit the perpendicular side of the table, the game would be over since the player missed the game. Apart from these, the hitting and the ball movement followed is a complex design. In order to make the batting closer to the real one, the rebounding speed of the ball will be decided by both the velocity of the bat and the ball itself at the batting moment. But the rebounding direction is just depend on the incident angle of the ball.

5. Timing 5.1 The Serial Port Interface of the LCD Driver IC Figure1 The frame format and timing diagram of the serial port interface 5.2 Input timing of the LCD panel display function Figure2 LCD horizontal timing specification

Figure 3LCD vertical timing specification 5.3 The serial interface of the AD converter Figure 4Conversion timing of the serial port interface 6. Control Signal 0 1 2 3 4 5 6 7 0 Vertical position 1 Horizontal position 2 Hand

0 1 2 3 4 5 6 7 0 Vertical position 1 Horizontal position 2 Racket 0 1 2 3 4 5 6 7 0 Vertical position 1 Horizontal position 2 Ball 7. Milestones Milestone 1 - Define game logic function. - Implement RTL design. - Implement partial graphic scenes. - Determine the sequencing and the timing of the image signals displayed on the Terasic LCD Touch Panel Module (LTM) board. Milestone 2 - Implement the game code in C. - Add advanced playing levels (faster speed). - Completely build graphic scenes. Milestone 3 - Implement protocol between touch screen and DE2 coding in VHDL. - Detect and fix bugs. - Display the game to make sure that everything works well together.