GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT. COURSE CURRICULUM COURSE TITLE: COMPUTER ORGANIZATION AND ARCHITECTURE (Code: 3340705)



Similar documents
GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT. COURSE CURRICULUM COURSE TITLE: FUNDAMENTALS OF SOFTWARE DEVELOPMENT (Code: )

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT. COURSE CURRICULUM COURSE TITLE: DATABASE MANAGEMENT (Code: ) Information Technology

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM. Course Title: Advanced Computer Programming (Code: )

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM COURSE TITLE: ESSENTIALS OF NETWORK SECURITY (COURSE CODE: )

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT. Course Curriculum. DATA STRUCTURES (Code: )

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT. COURSE CURRICULUM COURSE TITLE: INFORMATION COMMUNICATION TECHNOLOGY (Code: )

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM COURSE TITLE: NETWORK MANAGEMENT AND ADMINISTRATION (COURSECODE: )

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM COURSE TITLE: ADVANCE WEB TECHNOLOGY (COURSE CODE: )

Chapter 2 Logic Gates and Introduction to Computer Architecture

Course Title: Architectural Drawing I (Code: )

COURSE CURRICULUM COURSE TITLE: ESTIMATING, COSTING AND ENGINEERING CONTRACTING (COURSE CODE: )

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM COURSE TITLE: ENERGY CONSERVATION & AUDIT (COURSE CODE: )

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM COURSE TITLE: ADVANCE JAVA PROGRAMMING (COURSE CODE: )

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM. Course Title: Basic Graphic Design (Code: )

COURSE CURRICULUM COURSE TITLE: WEB PROGRAMMING USING ASP.NET (COURSE CODE: )

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM COURSE TITLE:COMPUTER MAINTENANCE AND TROUBLE SHOOTING (COURSE CODE: )

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM COURSE TITLE: CONSTRUCTION PROJECT MANAGEMENT (COURSE CODE: )

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC Microprocessor & Microcontroller Year/Sem : II/IV

Chapter 2 Basic Structure of Computers. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

Advanced Computer Architecture-CS501. Computer Systems Design and Architecture 2.1, 2.2, 3.2

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT. Course Curriculum. ELECTRONIC COMPONENTS AND CIRCUITS (Code: ) Electrical Engineering

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT Course Curriculum ADVANCE PATTERN MAKING (Code: )

MICROPROCESSOR. Exclusive for IACE Students iacehyd.blogspot.in Ph: /422 Page 1

MICROPROCESSOR AND MICROCOMPUTER BASICS

Central Processing Unit (CPU)

Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language

Systems I: Computer Organization and Architecture

Interconnection Networks

CHAPTER 7: The CPU and Memory

Faculty of Engineering Student Number:

CHAPTER 4 MARIE: An Introduction to a Simple Computer

PART B QUESTIONS AND ANSWERS UNIT I

An Overview of Stack Architecture and the PSC 1000 Microprocessor

Chapter 11: Input/Output Organisation. Lesson 06: Programmed IO

Chapter 01: Introduction. Lesson 02 Evolution of Computers Part 2 First generation Computers

COMPUTER HARDWARE. Input- Output and Communication Memory Systems

CPU Organization and Assembly Language

LSN 2 Computer Processors

Chapter 1 Computer System Overview

Computer Organization

CS101 Lecture 26: Low Level Programming. John Magee 30 July 2013 Some material copyright Jones and Bartlett. Overview/Questions

AUTOMATIC NIGHT LAMP WITH MORNING ALARM USING MICROPROCESSOR

İSTANBUL AYDIN UNIVERSITY

Computer Architecture Lecture 2: Instruction Set Principles (Appendix A) Chih Wei Liu 劉 志 尉 National Chiao Tung University

(Refer Slide Time: 00:01:16 min)

Administrative Issues

Lecture N -1- PHYS Microcontrollers

FACULTY OF COMPUTER SCIENCE AND ENGINEERING CURRICULUM FOR POSTGRADUATE PROGRAMMES. (Master in Information Technology)

8051 MICROCONTROLLER COURSE

Programmable Logic Controllers Definition. Programmable Logic Controllers History

THREE YEAR DEGREE (HONS.) COURSE BACHELOR OF COMPUTER APPLICATION (BCA) First Year Paper I Computer Fundamentals

BASIC COMPUTER ORGANIZATION AND DESIGN

GUJARAT TECHNOLOGICAL UNIVERSITY Computer Engineering (07) BE 1st To 8th Semester Exam Scheme & Subject Code

DS1104 R&D Controller Board

Power Reduction Techniques in the SoC Clock Network. Clock Power

Computer-System Architecture

Weighted Total Mark. Weighted Exam Mark

Microprocessor & Assembly Language

How It All Works. Other M68000 Updates. Basic Control Signals. Basic Control Signals

EE361: Digital Computer Organization Course Syllabus

ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-12: ARM

Lizy Kurian John Electrical and Computer Engineering Department, The University of Texas as Austin

MACHINE ARCHITECTURE & LANGUAGE

Introduction to Microcontrollers

Central Processing Unit

UNIT 2 CLASSIFICATION OF PARALLEL COMPUTERS

CSC 2405: Computer Systems II

CPU Organisation and Operation

A single register, called the accumulator, stores the. operand before the operation, and stores the result. Add y # add y from memory to the acc

CISC, RISC, and DSP Microprocessors

Solid State Drive Architecture

Course Structure of Three Year Degree B.A Programme in Computer Application under Semester System of Dibrugarh University (General Programme)

SUMMARY OF INFORMATION ON EACH COURSE

Programming A PLC. Standard Instructions

COMPUTER ARCHITECTURE. Input/Output

Pentium vs. Power PC Computer Architecture and PCI Bus Interface

B.Sc.(Computer Science) and. B.Sc.(IT) Effective From July 2011

Overview. CISC Developments. RISC Designs. CISC Designs. VAX: Addressing Modes. Digital VAX

OpenSPARC T1 Processor

PROBLEMS. which was discussed in Section

Management Challenge. Managing Hardware Assets. Central Processing Unit. What is a Computer System?

To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC.

COMPUTERS ORGANIZATION 2ND YEAR COMPUTE SCIENCE MANAGEMENT ENGINEERING UNIT 5 INPUT/OUTPUT UNIT JOSÉ GARCÍA RODRÍGUEZ JOSÉ ANTONIO SERRA PÉREZ

Computer Systems Design and Architecture by V. Heuring and H. Jordan

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

Building a computer. Electronic Numerical Integrator and Computer (ENIAC)

Chapter 5 Instructor's Manual

COMPUTER ORGANIZATION AND ARCHITECTURE. Slides Courtesy of Carl Hamacher, Computer Organization, Fifth edition,mcgrawhill

Building Blocks for PRU Development

A s we saw in Chapter 4, a CPU contains three main sections: the register section,

what operations can it perform? how does it perform them? on what kind of data? where are instructions and data stored?

SECTION C [short essay] [Not to exceed 120 words, Answer any SIX questions. Each question carries FOUR marks] 6 x 4=24 marks

Memory Basics. SRAM/DRAM Basics

VHDL DESIGN OF EDUCATIONAL, MODERN AND OPEN- ARCHITECTURE CPU

Microprocessor or Microcontroller?

MICROPROCESSOR BCA IV Sem MULTIPLE CHOICE QUESTIONS

San José State University Computer Science Department CS 147, Section 03 Introduction to Computer Architecture Fall, 2015

Instruction Set Architecture

Transcription:

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM COURSE TITLE: COMPUTER ORGANIZATION AND ARCHITECTURE (Code: 3340705) Diploma Programmes in which this course is offered Computer Engineering Semester in which offered 4 th Semester 1. RATIONALE This course provides detail of computer system s functional components, their characteristics, performance and interactions including system bus, different types of memory and input/output organization and CPU. This course also covers the architectural issues such as instruction set program and data types. On top that, the students are also introduced to the increasingly important area of parallel organization. This course also serves as a basic to develop hardware related projects. And hence it is an important course for all students of computer engineering branch. 2. COMPETENCIES The course content should be taught and implemented with the aim to develop different types of skills so that students are able to acquire following competencies: Apply computer architecture theory to solve the basic functional computer problem. Show and assemble basic computer components. 3. COURSE OUTCOMES The theory should be taught and practical should be carried out in such a manner that students are able to acquire different learning out comes in cognitive, psychomotor and affective domain to demonstrate following course outcomes. i. Describe the organization of a computer system in terms of its main components. ii. Identify various parts of a system memory hierarchy. iii. Interface digital circuits to microprocessor systems. iv. Relate design principles in instruction set design including RISC architectures. 4. Teaching and Examination Scheme Teaching Scheme (In Hours) Credits (L+T+P) Examination Scheme Theory Practical L T P C ESE PA ESE PA 3 0 0 3 70 30 00 00 Legends: L-Lecture; T Tutorial/Teacher Guided Theory Practice; P - Practical; C Credit ESE - End Semester Examination; PA - Progressive Assessment. 100

5. COURSE DETAILS Major Learning Outcomes (in cognitive domain) Topics and Sub-topics I Computer Architecture & Register- Transfer and Microoperations II Basic Computer 1a. Describe different types of Flip Flops. 1b. Explain registers and register transfers language. 1c. Describe various arithmetic micro operations. 1.1 Overview of computers and basics of Digital Electronics-Flip Flops, Registers, Shift registers 1.2 Register - Transfer-Language 1.3 Register Transfer 1.4 Bus Transfer and Memory Transfer 1.5 Arithmetic Micro-Operations Addition, Subtraction, Complements, Negation, Increment and Decrement 1.6 Logic micro operations 1d. List various logic micro operations. 1e. List various shift operations 1.7 Shift Micro operation. 1.8 Arithmetic Logic Shift 2a. Discuss the various fields of 2.1 Instruction Codes instruction code. 2b. Define registers and state the 2.2 Computer Registers role of each register in a AC or Accumulator, Data basic computer. Register or DR, the AR 2c. List the types of computer instruction format. 2d. Develop a control timing signals diagram for the given instruction. 2e. Explain phases of instruction cycle. or Address Register, program counter (PC), Memory Data Register (MDR), Index register, Memory Buffer Register. 2.3 Computer Instructions 2.4 Timing and Control 2.5 Instruction Cycle 2.6 Memory Reference Instructions III Central processor organization& Pipeline processing 2f. Describe interrupt. 2.7 Input-Output and Interrupt 2g. Draw functional block 2.8 Complete Computer Description diagram of the hypothetic BASIC computer. 3a. Draw General Register 3.1 General Register organization. 3b. Define stack. Explain the 3.2 Stack stack organization of CPU. 3c. Define instruction and 3.3 Instruction Formats instruction format. 3d. Discuss various addressing 3.4 Addressing Modes

Major Learning Outcomes (in cognitive domain) Topics and Sub-topics IV Memory modes used in computers. 3e. Explain data transfer and data manipulation instruction. 3f. Discuss program control instructions. 3g. Compare RISC and CISC 3h. Architecture. 3.5 Data Transfer and manipulation: 3.6 Program Control 3.7 RISC 3.8 CISC Characteristics 3.9 RISC Characteristics 3.10 Parallel Processing 3h. Describe pipelining in CPU Design. 4a. Classify various types of 4.1 Memory classifications Memory. 4.2 RAM,ROM,PROM,EPROM 4b. Understand memory 4.3 Memory Hierarchy hierarchy and interleaving. 4c. Discuss different types of 4.4 Main Memory and main memory. 4.5 Auxiliary Memory 4d. Discuss different types of auxiliary memory. 4e. Define Associative Memory. 4.6 Associative Memory V Input/output 4f. Describe cache and virtual memory. 4g. List advantages and disadvantages of using cache memory. 4.7 Cache Memory 4.8 Virtual memory 5a. Define I/O interface. 5.1 Input-Output Interface 5b. Explain methods of 5.2 Asynchronous Data Transfer Asynchronous Data transfer. 5.3 Strobe Control 5c. Describe Asynchronous Serial Transfer. 5d. Name different modes of data transfer. 5e. Discuss Input Output processor and its organization. 5.4 Handshaking 5.5 Asynchronous Serial Transfer 5.6 Modes of Data Transfer 5.7 Input-Output Processor (IOP)

6. SUGGESTED SPECIFICATION TABLE WITH HOURS & MARKS (THEORY) No. Title Teachin g Hours Distribution of Theory R U A I Computer Architecture & Register Transfer and Micro-operations 11 7 10 0 17 II Basic Computer 6 2 7 2 11 III Central processor organization& Pipeline processing 10 6 8 2 16 IV Memory 8 5 10 0 15 V Input/output 7 3 8 0 11 42 23 43 4 70 Legends: R = Remembrance; U = Understanding; A = Application and above levels (Revised Bloom s taxonomy) Note: This specification table shall be treated as a general guideline for students and teachers. The actual distribution of marks in the question paper may vary slightly from above table. 7. SUGGESTED LIST OF EXERCISES/PRACTICALS There are no practical in this course and hence it is not applicable 8. SUGGESTED LIST OF STUDENT ACTIVITIES Group Seminars presentations (Group of max. 3 students) on different topics. 9. SPECIAL INSTRUCTIONAL STRATEGIES (if any) Teachers should organize tutorials to implement the curriculum effectively. 10. SUGGESTED LEARNING RESOURCES A) List of Books S. No. 1. 2. 3. Title of Book Author Publication Computer system Architecture Mano,M. Morris Pearson publication, Latest ISBN: 978-81-317-0070-9 Pearson publication, Latest Computer Architecture and Ghoshal, Subrata Computer Architecture Parhami, Behrooz Oxford publication, Latest ISBN: 978-0-19-808407-5 B) List of Major Equipment/ Instrument with Broad Specifications There are no practical in this course and hence equipment/instruments are not required as such.

C) List of Software/Learning Websites 1. http://www.ddegjust.ac.in/studymaterial/msc-cs/ms-07.pdf 2. http://www.iitg.ernet.in/asahu/cs222/lects/ 3. http://www.srmuniv.ac.in/downloads/computer_architecture.pdf 11. COURSE CURRICULUM DEVELOPMENT COMMITTEE Faculty Members from Polytechnics Prof. R. M. Shaikh, H.O.D Computer Department, K. D. Polytechnic, Patan Prof. K. N. Raval, H.O.D Computer Department, R. C. Technical Institute, Ahmedabad Prof. R. K. Vaghela, Lecturer Computer Department, R. C. Technical Institute, Ahmedabad Coordinator and Faculty Members from NITTTR Bhopal Dr. M A Rizvi Associate Professor, Dept. of Computer Engineering and Applications Dr. R K Kapoor Associate Professor, Dept. of Computer Engineering and Applications