Introduction to ALD Lab Dresden and Atomic Layer Deposition



Similar documents
Chapter 7-1. Definition of ALD

Picosun World Forum, Espoo years of ALD. Tuomo Suntola, Picosun Oy. Tuomo Suntola, Picosun Oy

WŝŽŶĞĞƌŝŶŐ > ĞdžƉĞƌŝĞŶĐĞ ƐŝŶĐĞ ϭϵϳϰ WŝĐŽƐƵŶ ^he > Ρ ZͲƐĞƌŝĞƐ > ƐLJƐƚĞŵƐ ƌŝěőŝŷő ƚśğ ŐĂƉ ďğƚǁğğŷ ƌğɛğăƌđś ĂŶĚ ƉƌŽĚƵĐƟŽŶ d, &hdhz K& d,/e &/>D /^, Z

ALD from Lab to Fab Atom Level Control for Industrial Thin Films Kokkola Material Week September 23, 2014

T. Suntola: 30 years of ALD ALD 2004, Aug , 2004, University of Helsinki, Finland. 30 years of ALD Tuomo Suntola

DEVELOPMENTS & TRENDS IN FEOL MATERIALS FOR ADVANCED SEMICONDUCTOR DEVICES Michael Corbett mcorbett@linx-consulting.com Semicon Taiwan2015

ADVANCED WAFER PROCESSING WITH NEW MATERIALS. ASM International Analyst and Investor Technology Seminar Semicon West July 15, 2015

ALD Atomic Layer Deposition

Implementation Of High-k/Metal Gates In High-Volume Manufacturing

Advanced VLSI Design CMOS Processing Technology

Substrate maturity and readiness in large volume to support mass adoption of ULP FDSOI platforms. SOI Consortium Conference Tokyo 2016

Optical Properties of Sputtered Tantalum Nitride Films Determined by Spectroscopic Ellipsometry

Neuere Entwicklungen zur Herstellung optischer Schichten durch reaktive. Wolfgang Hentsch, Dr. Reinhard Fendler. FHR Anlagenbau GmbH

For Touch Panel and LCD Sputtering/PECVD/ Wet Processing

FRAUNHOFER INSTITUTe For

Results Overview Wafer Edge Film Removal using Laser

Coating Technology: Evaporation Vs Sputtering

Al 2 O 3, Its Different Molecular Structures, Atomic Layer Deposition, and Dielectrics

Winbond W971GG6JB-25 1 Gbit DDR2 SDRAM 65 nm CMOS DRAM Process

Sputtered AlN Thin Films on Si and Electrodes for MEMS Resonators: Relationship Between Surface Quality Microstructure and Film Properties

Nanoparticle Deposition on Packaging Materials by the Liquid Flame Spray

Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle

How To Make A Plasma Control System

Plasma Electronic is Partner of. Tailor-Made Surfaces by Plasma Technology

3D NAND Technology Implications to Enterprise Storage Applications

New Ferroelectric Material for Embedded FRAM LSIs

2. Deposition process

Surface Area and Porosity

Sensor Integration on a W-CVD Cluster Tool for Real-Time Process Monitoring and Control

Welcome & Introduction

THIN FILM DEPOSITION TECHNIQUES STEPS TOWARDS MORE SUSTAINABLE PACKAGES

New materials on horizon for advanced logic technology in mobile era

histaris Inline Sputtering Systems

Demonstration of sub-4 nm nanoimprint lithography using a template fabricated by helium ion beam lithography

Coating Thickness and Composition Analysis by Micro-EDXRF

Dr. Tuomo Suntola, They just asked me to propose. PICOSUN NEWS June Story of Atomic Layer Deposition by

Introduction to Picosun

Honors Chemistry: Unit 6 Test Stoichiometry PRACTICE TEST ANSWER KEY Page 1. A chemical equation. (C-4.4)

Dry Etching and Reactive Ion Etching (RIE)

Intel s Revolutionary 22 nm Transistor Technology

Flexible Mehrlagen-Schaltungen in Dünnschichttechnik:

III. Wet and Dry Etching

Grad Student Presentation Topics PHGN/CHEN/MLGN 435/535: Interdisciplinary Silicon Processing Laboratory

Dependence of the thickness and composition of the HfO 2 /Si interface layer on annealing

Graduate Student Presentations

MICRO DROPLET GENERATION TECHNOLOGY

Impact of Materials Prices on Cost of PV Manufacture Part I (Crystalline Silicon)

1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.

Introduction to Thin Film Technology LOT. Chair of Surface and Materials Technology

Lezioni di Tecnologie e Materiali per l Elettronica

Microstockage d énergie Les dernières avancées. S. Martin (CEA-LITEN / Grenoble)

1. PECVD in ORGANOSILICON FED PLASMAS

Silicon Wafer Solar Cells

Aging of Zeolite SCR Catalysts

Study of tungsten oxidation in O 2 /H 2 /N 2 downstream plasma

A Kinetic Model for Step Coverage by Atomic Layer Deposition in Narrow Holes or Trenches**

Ion Beam Sputtering: Practical Applications to Electron Microscopy

Microstockage d énergie Les dernières avancées. S. Martin (CEA-LITEN / LCMS Grenoble)

Advanced materials & solutions for high h temperatures

Advanced Energy Storage Materials for Battery Applications. Advanced Materials December 12 th, Peter H.L. Notten

AC coupled pitch adapters for silicon strip detectors

CS257 Introduction to Nanocomputing

Lecture 11. Etching Techniques Reading: Chapter 11. ECE Dr. Alan Doolittle

FRAUNHOFER IPMS: WE SHAPE THE LIGHT. PRODUCTS AND FIELDS OF APPLICATION

Types of Epitaxy. Homoepitaxy. Heteroepitaxy

How MOCVD. Works Deposition Technology for Beginners

IB Chemistry 1 Mole. One atom of C-12 has a mass of 12 amu. One mole of C-12 has a mass of 12 g. Grams we can use more easily.

Improving Printability of Functional Materials by. Laboratory of Paper Coating and Converting Martti Toivakka and Jouko Peltonen

Improved Contact Formation for Large Area Solar Cells Using the Alternative Seed Layer (ASL) Process

Acoustic/Electronic stack design, interconnect, and assembly Techniques available and under development

Barrier Coatings: Conversion and Production Status

Ultra-high Barrier Plastic. MSE5420 Flexible Electronics Martin Yan, GE Global Research

Chapter 11 PVD and Metallization

USING OPTICAL EMISSION SPECTROSCOPY TO IMPROVE EQUIPMENT UPTIME FOR AN AL2O3 ALD PROCESS *

High Rate Oxide Deposition onto Web by Reactive Sputtering from Rotatable Magnetrons

Reaction of Magnesium with Hydrochloric Acid (Gas Laws) Chemicals Needed:

Chemical Synthesis. Overview. Chemical Synthesis of Nanocrystals. Self-Assembly of Nanocrystals. Example: Cu 146 Se 73 (PPh 3 ) 30

Contamination. Cleanroom. Cleanroom for micro and nano fabrication. Particle Contamination and Yield in Semiconductors.

Chemistry B11 Chapter 4 Chemical reactions

Exam 4 Practice Problems false false

Light management for photovoltaics. Ando Kuypers, TNO Program manager Solar

Deposition Overview for Microsytems

Winbond W2E512/W27E257 EEPROM

Semiconductor doping. Si solar Cell

Introduction to Picosun ALD

ISOTROPIC ETCHING OF THE SILICON NITRIDE AFTER FIELD OXIDATION.

Influence of CO2 Bubbling (Carbonation) During Semiconductor Wafer Sawing Process. KP Yan, Reinhold Gaertner, KK Ng

Driving The Need For Innovative Memory Solutions

Optical Disc and Solar Annual Press/Analyst Conference - March 26, 2010

Gas Turbine Metallurgy, Coatings and Repair Technology Workshop May 2 nd, 2010

Gas Chromatography Liner Selection Guide

Ultra-High Density Phase-Change Storage and Memory

SPECTROSCOPIC ELLIPSOMETRY FOR THE IN-SITU INVESTIGATION OF ATOMIC LAYER DEPOSITIONS

Paper No APPLICATION OF EQCM TO THE STUDY OF CO2 CORROSION

OLED Status quo and Merck s position

Active Nanocomposite Materials

Transcription:

Introduction to ALD Lab Dresden and Atomic Layer Deposition PROGRAM

Introduction to ALD Lab Dresden and Atomic Layer Deposition PROGRAM 1. Introduction to Atomic Layer Deposition a. ALD Historical background / Hall of Fame b. ALD Basic principle and Growth Mechanism c. ALD Reactors / Productivity Improvements d. ALD Processes for Logic and Memory Applications 2. Introduction to ALD Lab Dresden a. Background, Mission/Vision, Competences, Applications, b. Fraunhofer CNT ALD Application Lab

1.a. ALD Historical background / Hall of fame Prof. V.B. Aleskovskii (left) Proposed the concept of the ALD in his Ph.D. thesis published in 1952. Prof. S.I. Kol tsov (right) First publications as Molecular Layering in the early 1960s from Leningrad Technological Institute (LTI). Dr. Tuomo Suntola (right) Demonstrated ALD 1974 at Instrumentarium Oy, Finland Patented ALD (ALE) 1977 T. Suntola, "Methods for producing compound thin films", US patent 4058430 Sven Lindfors (left) Constructing ALD R&D and production tools since 1975 (Lohja Oy, Mikrokemia Oy, ASM Microchemistry Ltd., Picosun, )

1.b. ALD Basic principle and growth mechanism Atomic layer deposition (ALD) is a thin film deposition technique that is based on the sequential use of a gas phase chemical process. Reactant A Purge 1 Reactant B Purge 2 Reactions occur at the surface Self-limiting growth process: gas-surface reactions occur until surface is saturated. Films are very uniform, smooth Precise thickness control Exact stoichiometry control Low contamination Conformal films in high aspect ratio structures

1.b. ALD Basic principle and Growth Mechanism Example: Metal chloride / H 2 O process, e.g. AlCl 3 /H 2 O Al 2 O 3 T: 200-500 C P: 0.1-10 Torr Surface saturated by OH groups Inert gas N 2 or Ar

1.b. ALD Basic principle and Growth Mechanism 1) Reactant A : Metal precursor pulse Metal precursor is pulsed into the reactor, e.g. AlCl 3.

1.b. ALD Basic principle and Growth Mechanism 1) Reactant A : Metal precursor pulse The metal precursor reacts with surface -OH groups and chemisorbs to the surface, while leaving by-products to the gas phase, e.g. HCl.

1.b. ALD Basic principle and Growth Mechanism 1) Reactant A : Metal precursor pulse The pulse continues until the surface reaction is saturated.

1.b. ALD Basic principle and Growth Mechanism 2) Purge 1 The reactor is purged with an inert gas, e.g. N 2 or Ar, to remove by-products and unreacted metal precursor

1.b. ALD Basic principle and Growth Mechanism 2) Reactant B : Oxidizing precursor pulse The oxidant precursor (H 2 O) is pulsed into the reactor and reacts with the chemisorbed metal precursor leaving by-products in the gas phase (HCl).

1.b. ALD Basic principle and Growth Mechanism 2) Reactant B : Oxidizing precursor pulse The pulse continues until the surface reaction is saturated. Common oxidant precursors: H 2 O, H 2 O 2, N 2 O O 3, O 2 +,...

1.b. ALD Basic principle and Growth Mechanism 4) Purge 2 The reactor is purged once again with an inert gas to remove by-products and unreacted oxidizing precursor.

Growth rate 1.b. ALD Basic principle and Growth Mechanism Condensation Decomposition Activation Process Window Desorption Mono layer Ideal case Growth temperature

Growth Rate Thickness Step coverage Growth rate 1.b. ALD Basic principle and Growth Mechanism Condensation Decomposition Activation Process Window Desorption Mono layer In reality Any combination possible Growth temperature Saturation Thickness control Conformal growth ALD CVD PVD Precursor dose Number of deposition cycles Deposition rate

1.c. ALD Reactors / Productivity Improvement a b ALD reactor types : c d e f (a) showerhead type single wafer ALD (b) reactor batch ALD reactor (c) in-line spatial ALD reactor as designed by SoLayTec (d) in-line spatial ALD reactor as designed by Levitech (e) roll-to-roll ALD reactor as designed by Lotus Applied Technology (f) roll-to-roll ALD reactor as designed by Beneq J A van Delft et al 2012 Semicond. Sci. Technol. 27 074002 http://iopscience.iop.org/0268-1242/27/7/074002/article

No Depletion Effect ALD Batch Processing for Low Cost of Ownership Injectors Gas Inlet Bottom ASM A412 DRAM Capacitors, Logic HKMG BENEQ TFS600 Encapsulation for OLED Fast ALD for Passivation of c-si solar cells SolayTec

Ultrafast ALD for Al 2 O 3 deposition Passivation of c-si solar cells Efficiency increase of up to 1% absolute Advantages: Atmospheric process Deposition rate up to 10 nm/s (complete system) Uniformity < 3.0% wiw, < 4.0% wtw Throughput up to 3600 wph

Spatial ALD for Wafer processing Atomic Layer Deposition Carousel With Continuous Rotation And Methods Of Use J Yudovsky - US Patent 20,120,225,195, 2012

Roll to Roll ALD BENEQ WCS 500

1.c. ALD Processes for Logic and Memory Applications BEOL Cu Barrier/Seed IBM IEDM 2011 Memory PVD/CVD TaN/Ta RuTa TaN + Co MnOx Imec 2009 FEOL HKMG Technologies Liners/Spacers S/D Contacts Double Patterning ASM PEALD SiO2 2011 Double Patterning AMD 32nm Intel 45 nm 2007 Samsung Stacked DRAM MIS 90 nm 2004 Infineon DT DRAM 70 nm 2005

DRAM Capacitor Roadmap Samsung vs. ITRS Year EOT 0.9 0.8 0.6 0.4 0.3 J A 10-9 A/cm 2 107.9 111.3 148.4 222.6 242.8 High-k 2008 2009 HfO 2 / ZrO 2 / Al 2 O 3 2010 2012 2015 ATO / STO / BST Bottom electrode TiN Ru / RuO 2 / Pt/ IrO 2 / SrRuO Half-pitch (nm) High-k Aspect Ratio 57 22 50 38.3 45 35.4 36 36.9 25 57.6 Chipworks 2004 Samsung's 90 nm First use of ALD for DRAM 512-Mb DDR SDRAM MIS TiN/HfO 2 /Al 2 O 3 /Si

DRAM Capacitor Roadmap Samsung vs. ITRS Year EOT 0.9 0.8 0.6 0.4 0.3 J A 10-9 A/cm 2 107.9 111.3 148.4 222.6 242.8 High-k 2008 2009 HfO 2 / ZrO 2 / Al 2 O 3 2010 2012 2015 ATO / STO / BST Bottom electrode TiN Ru / RuO 2 / Pt/ IrO 2 / SrRuO Half-pitch (nm) High-k Aspect Ratio 57 22 50 38.3 45 35.4 36 36.9 25 57.6 Chipworks 2011 Samsung 20/30-nm DRAM TiN/ZrO 2 based/tin 6F2 Ti-? (likely TiN)-gate buried wordline * Samsung s 3x DDR3 SDRAM 4F2 or 6F2? You Be the Judge.. Posted on 1/31/2011 Chipworks Blog, Dick James

DRAM Capacitor Roadmap Samsung vs. ITRS Year 2008 2009 2010 2012 2015 EOT 0.9 0.8 0.6 0.4 0.3 J A 10-9 A/cm 2 107.9 111.3 148.4 222.6 242.8 [Imec reported at IEDM 2010] a record lowleakage MIM High-k capacitors, JG HfO of 2 10-6 / ZrOA/cm2 2 / Al 2 Oat 3 0.4nm EOT, enabling to scale DRAM to the 2x nm Bottom electrode TiN node. The capacitors were realized using a novel TiN/RuOx/TiOx/STO/TiN Half-pitch (nm) stack 57 fabricated 50 in a High-k Aspect 22 38.3 Ratio 300mm line with DRAM compatible processes. Chipworks ATO / STO / BST Ru / RuO 2 / Pt/ IrO 2 / SrRuO 45 35.4 36 36.9 25 57.6 2011 Samsung 3x -nm SDRAM TiN/ZrO2 based/tin

DRAM Capacitor Roadmap Samsung vs. ITRS Tighter pitch MIM Capacitor Challenges: 3x nm 2x nm TiN/ZrO 2 /TiN based TiN/ZrO 2 /TiN based Taller capacitor 1x nm Not(!) STO based High-k CET Improvement ~0.6-0.7 nm Thinner than 6 nm Forget about STO etc. Electrodes Wf well above 5 <100 mohmcm Bottom electrode <3 nm

Logic Roadmap Intel vs. Foundry ALD enables Scaling Performance Low power Materials

Logic Roadmap Intel vs. Foundry III-V channel Nanowire Tri-gate has quite a number of very innovative elements the most critical of which are not in production in any foundry today. The complexity resides in developing a true gate-last stack with dielectric and metal deposited last with atomic layer deposition (ALD) tools. - Prof. Scott Thompson, University of Florida [semimd.com]

Logic Roadmap Intel vs. Foundry

Logic Roadmap Intel vs. Foundry

2.a. Introduction to ALD Lab Dresden VISITING LOCATIONS 1) Fraunhofer-Center Nanoelektronische Technologien, CNT 2) Fraunhofer-Institut für Keramische Technologien und Systeme, IKTS 3) Fraunhofer-Institut für Photonische Mikrosysteme, IPMS 4) NaMLab ggmbh 5) Institut für Halbleiter- und Mikrosystemtechnik, IHM x3 x1 x4,5 x2

2.a. Introduction to ALD Lab Dresden VISION A competence center for Atomic Layer Deposition (ALD) in Saxony / Germany as a partner for applied industrial research and development and production MISSION Head to head evaluation with conventional deposition techniques (Sol gel, PVD, CVD) Consultation and evaluation for Industry R&D projects. Technology transfer to industry partners Novel ALD precursors, materials and technologies scaled up from laboratory to pilot production : Environmental, safety and health (ESH) Manufacturability Productivity / Low cost of ownership

2.a. Introduction to ALD Lab Dresden COMPETENCES Rapid ALD precursor screening Fundamental research on nucleation and film growth Materials research and development TECHNOLOGIES Thermal ALD, plasma enhanced ALD, thermal flash ALD and molecular layer deposition (MLD) Large Batch, shower head and cross flow ALD reactors Solid and liquid precursor vaporization and injection systems In-situ metrology (QMS, QCM, Q-MACS, Ellipsometry, XPS, AFM, STM) Analytics

2.a. Introduction to ALD Lab Dresden APPLICATIONS Micro- and Nanoelectronic devices Diffusion barriers for organic electronics (OLED) Renewable energy sources, Energy storages and harvesting Industrial coatings for wear and corrosion protection CONFERENCES / WORKSHOPS / NETWORKING Novel high k Application Workshop, NaMLab 2012 (25.1.2012) INPLAS Talks "ALD and Friends, Fraunhofer IST (28.2.2012) ALD Workshop - von der Grundlage zur industriellen, EFDS (7.3.2012) AVS ALD / BALD 2012, NaMLab (17-20.6.2012) WoDiM, Fraunhofer CNT (25-27.6.2012) Semicon Europa, ALD Lab Dresden (8.11.2012) Workshop Nano- und. Oberflächentechnologien (8.11.2012) Fraunhofer CNT Research Day (8.11.2012)

2.a. Introduction to ALD Lab Dresden

2.c. Fraunhofer CNT ALD Application Lab Docking Research into Manufacturing Platform for material and process development on 300mm Si wafer Short learning cycles Industrial-grade clean room Infrastructure Linked to 300mm production lines 800 m 2 Clean Room Area 200 m 2 Lab Area 40 Tools (Processing + Metrology) External customers (IC manufacturers, Foundries)

2.c. Fraunhofer CNT ALD Application Lab ALD from Lab to Fab in Dresden FHR ALD 300 Jusung EUREKA ASM Pulsar 3000 ALD Experts External Lab Process transfer ASM A412

Volume [Wafers/Month] 2.c. Fraunhofer CNT ALD Application Lab ALD from Lab to Fab in Dresden Research & Development Production 200k ALD Experts IPMS/IKTS/CNT 20k 2k 200 20-96 -72-48 -24 0 24 Months 2

2.a. Introduction to ALD Lab Dresden PROGRAM