DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES



Similar documents
High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)

DG2731/2732/2733. Low Voltage, 0.4 Ω, Dual SPDT Analog Switch. Vishay Siliconix. RoHS COMPLIANT FEATURES

DG3157. High-Speed, Low R ON, SPDT Analog Switch. Vishay Siliconix. (2:1 Multiplexer/Demultiplexer Bus Switch) DESCRIPTION FEATURES

High-Bandwidth, Low Voltage, Dual SPDT Analog Switches

700 MHz, -3 db Bandwidth; Dual SPDT Analog Switch

DG2515, DG Ω, 235-MHz Bandwidth, Dual SPDT Analog Switch. Vishay Siliconix. Not for New Design. RoHS COMPLIANT DESCRIPTION FEATURES BENEFITS

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

5 V, 1 A H-Bridge Motor Driver

P-Channel 1.25-W, 1.8-V (G-S) MOSFET

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

Optocoupler, Phototransistor Output, with Base Connection

MC14008B. 4-Bit Full Adder

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

P-Channel 20-V (D-S) MOSFET

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

P-Channel 20 V (D-S) MOSFET

MADR TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

74HC595; 74HCT General description. 2. Features and benefits. 3. Applications

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

8-bit binary counter with output register; 3-state

Triple single-pole double-throw analog switch

MM74HC14 Hex Inverting Schmitt Trigger

74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs

Power MOSFET FEATURES. IRFZ44PbF SiHFZ44-E3 IRFZ44 SiHFZ44 T C = 25 C

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators. Functional Schematic. Features. Description. Pin Configuration 2

Schottky Rectifier, 1 A

High Power Infrared Emitting Diode, 940 nm, GaAlAs/GaAs

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

2 Port, USB 2.0 High Speed (480 Mbps) Switch, DPDT Analog Switch

N-Channel 20-V (D-S) 175 C MOSFET

P-Channel 60 V (D-S) MOSFET

MM74HC174 Hex D-Type Flip-Flops with Clear

Power MOSFET FEATURES. IRL540PbF SiHL540-E3 IRL540 SiHL540

74HC573; 74HCT General description. 2. Features and benefits. Octal D-type transparent latch; 3-state

PI5A100. Precision, Wide-Bandwidth Quad SPDT Analog Switch. Description. Features. Block Diagram, Pin Configuration. Applications.

3-to-8 line decoder, demultiplexer with address latches

Optocoupler, Phototransistor Output, with Base Connection

Optocoupler, Phototransistor Output, 4 Pin LSOP, Long Creepage Mini-Flat Package

Power MOSFET FEATURES. IRF610PbF SiHF610-E3 IRF610 SiHF610. PARAMETER SYMBOL LIMIT UNIT Drain-Source Voltage V DS 200 V Gate-Source Voltage V GS ± 20

Optocoupler, Phototransistor Output, with Base Connection, 300 V BV CEO

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

Power MOSFET FEATURES. IRF740PbF SiHF740-E3 IRF740 SiHF740. PARAMETER SYMBOL LIMIT UNIT Drain-Source Voltage V DS 400 V Gate-Source Voltage V GS ± 20

8-channel analog multiplexer/demultiplexer

1-of-4 decoder/demultiplexer

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

Optocoupler, Phototransistor Output, with Base Connection in SOIC-8 Package

PS323. Precision, Single-Supply SPST Analog Switch. Features. Description. Block Diagram, Pin Configuration, and Truth Table. Applications PS323 PS323

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

Optocoupler, Phototransistor Output, with Base Connection

MM54C150 MM74C Line to 1-Line Multiplexer

Order code Temperature range Package Packaging

Optocoupler, Phototransistor Output, with Base Connection

Dual Common-Cathode Ultrafast Plastic Rectifier

Power MOSFET FEATURES. IRF520PbF SiHF520-E3 IRF520 SiHF520. PARAMETER SYMBOL LIMIT UNIT Drain-Source Voltage V DS 100 V Gate-Source Voltage V GS ± 20

Power MOSFET. IRF510PbF SiHF510-E3 IRF510 SiHF510. PARAMETER SYMBOL LIMIT UNIT Drain-Source Voltage V DS 100 V Gate-Source Voltage V GS ± 20

1 Form A Solid State Relay

Optocoupler, Photodarlington Output, Dual Channel, SOIC-8 Package

1 Form A Solid State Relay

The 74LVC1G11 provides a single 3-input AND gate.

TSM2N7002K 60V N-Channel MOSFET

Low-power configurable multiple function gate

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

Small Signal Fast Switching Diode

Silicon PIN Photodiode

74HC4067; 74HCT channel analog multiplexer/demultiplexer

MM74HC273 Octal D-Type Flip-Flops with Clear

Small Signal Fast Switching Diode FEATURES PART ORDERING CODE INTERNAL CONSTRUCTION TYPE MARKING REMARKS

Audio Jack Detector with Send / End Detect

N-Channel 60-V (D-S) MOSFET

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

Power MOSFET FEATURES. IRF740PbF SiHF740-E3 IRF740 SiHF740. PARAMETER SYMBOL LIMIT UNIT Drain-Source Voltage V DS 400 V Gate-Source Voltage V GS ± 20

Hex buffer with open-drain outputs

PI5C

Silicon PIN Photodiode

74HC595; 74HCT General description. 2. Features and benefits. 3. Applications

INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook

Low-power D-type flip-flop; positive-edge trigger; 3-state

Quad 2-input NAND Schmitt trigger

Power MOSFET. IRF9520PbF SiHF9520-E3 IRF9520 SiHF9520. PARAMETER SYMBOL LIMIT UNIT Drain-Source Voltage V DS V Gate-Source Voltage V GS ± 20

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

Optocoupler, Phototransistor Output, Dual Channel, SOIC-8 Package

74HC154; 74HCT to-16 line decoder/demultiplexer

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

74HC165; 74HCT bit parallel-in/serial out shift register

MM74HC4538 Dual Retriggerable Monostable Multivibrator

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer

74HC238; 74HCT to-8 line decoder/demultiplexer

Reflective Optical Sensor with Transistor Output

High Speed Infrared Emitting Diode, 870 nm, GaAlAs Double Hetero

High-Speed, Low-Glitch D/CMOS Analog Switches

74HCU General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

FSAL200 Wide Bandwidth Quad 2:1 Analog Multiplexer / De-multiplexer Switch

Schottky Rectifier, 1.0 A

Transcription:

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch with Level-Shifter) DG2302 DESCRIPTION The DG2302 is a high-speed, 1-bit, low power, TTLcompatible bus switch. Using sub-micron CMOS technology, DG2302 achieves low on-resistance and negligible propagation delay. The DG2302 consist of a bi-directional input/output pins A and B. When the output enable (OE) is low, the input/output pins are connected. When the OE is high, the switch is open and a high-impedance state exists between input/output pins A and B. FEATURES SC-70 5-Lead Package 5 Ω Switch Connection Between Two Ports Minimal Propagation Delay Through The Switch Low I CC Zero Bounce In Flow-Through Mode Control Inputs Compatible with TTL Level Pb-free Available RoHS* COMPLIANT FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION SC-70 A 1 5 B GND 2 3 4 Top View Device Marking: E5 V+ OE TRUTH TABLE OE B Function L A Connect H HiZ State Disconnect ORDERING INFORMATION Temp Range Package Part Number - 40 to 85 C SC70-5 DG2302DL-T1 DG2302DL-T1-E3 * Pb containing terminations are not RoHS compliant, exemptions may apply. 1

DG2302 ABSOLUTE MAXIMUM RATINGS Parameter Limit Unit Reference V+ to GND - 0.3 to + 6 OE, A, B a - 0.3 to (V+ + 0.3) V Continuous Current (Any terminal) ± 50 Peak Current (Pulsed at 1 ms, 10 % duty cycle) ± 200 ma Storage Temperature (D Suffix) - 65 to 150 C Power Dissipation Packages b 5-Pin SC70 c 250 mw Notes: a. Signals on A, or B or OE exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings. b. All leads welded or soldered to PC Board. c. Derate 3.1 mw/ C above 70 C. SPECIFICATIONS (V+ = 5.0 V) Parameter DC Characteristics Symbol Test Conditions Otherwise Unless Specified V+ = 5 V, ± 10 %,V IN = 0.8 or 2.0 V e Temp a Limits - 40 to 85 C Min b Typ c Max b On Resistance r ON V+ = 4.5 V, V A = 0 V, I B = 30 ma Full 7 Ω V+ = 4.5 V, V A = 0 V, I B = 64 ma Full 7 V+ = 4.5 V, V A = 2.4 V, I B = 15 ma Full 50 Switch Off Leakage Current I (off) V+ = 5.5 V, V A = 1 V/4.5 V, V B = 4.5 V/1 V Full - 10 10 Switchl-On Leakage Current I (on) V+ = 5.5 V, V A = V B = 1 V/4.5 V Full - 10 10 µa Input High Voltage V IH Full 2.0 Input Low Voltage V IL Full 0.8 V Input Current I IL or I IH V OE = 0 or V+ Full - 1 1 µa Dynamic Characteristics Prop Delay Bus to Bus f t PHL Full 1 V LD = Open (Figure 1 and 2) t PLH Full 1 t Output Enable Time d PZL V LD = 7 V, V+ = 4.5 V to 5.5 V (Figure 1 and 2) Full 5.0 t PZH V LD = Open, V+ = 4.5 V to 5.5 V (Figure 1 and 2) Full 5.0 ns t Output Disable Time d PLZ V LD = 7 V, V+ = 4.5 V to 5.5 V (Figure 1 and 2) Full 3.9 t PHZ V LD = Open, V+ = 4.5 V to 5.5 V (Figure 1 and 2) Full 1.0 Input Capacitance C in Room 3.5 Channel-Off Capacitance d C (off) Room 5 pf V OE = 0 or V+ f = 1 MHz Channel-On Capacitance d C ON Room 11 Power Supply Power Supply Range V+ 4.0 55 V Power Supply Current I+ V OE = 0 V 0.9 1.5 ma V OE = V+ 1.0 µa Notes: a. Room = 25 C, Full = as determined by the operating suffix. b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet. c. Typical values are for design aid only, not guaranteed nor subject to production testing. d. Guarantee by design, nor subjected to production test. e. V IN = input voltage to perform proper function. f. Guaranteed by design and not production tested. The bus switch propagation delay is a function of the RC time constant contributed by the on-resistance and the specified load capacitance with an ideal voltage source (zero output impedance) driving the switch. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Unit 2

DG2302 AC LOADING AND WAVEFORMS V LD SWITCH INPUT A B R a = 500 Ω SWITCH OUTPUT C L R b = 500 Ω LOGIC INPUT OE C L = 50 pf Input driven by 50 Ω source terminated in 50 Ω C L includes load and stray capacitance Input PRR = 1.0 MHz, t W = 50 ns Figure 1. AC Test Circuit t r = 2.5 ns Switch Input 10 % 10 % t w t PL H 90 % 90 % t PH L t f = 2.5 ns 3.0 V GND V OH t f = 2.5 ns Logic Input 90 % 90 % Output t PZ L 10 % 10 % t r = 2.5 ns t PL Z 3.0 V GND V OL + 0.3 V V LD 2 Output t PZ H t PH Z V OL V OH V OL Output V OH - 0.3 V 0 V Figure 2. AC Waveforms 3

DG2302 TYPICAL CHARACTERISTICS 25 C, unless otherwise noted 4.0 3.5 T = 25 C - 15 ma - 0.1 ma V OH - Output V oltage (V) 3.0 2.5 2.0 1.5-64 ma - 30 ma 1.0 4.0 4.2 4.4 4.6 4.8 5.0 5.2 5.4 5.6 5.8 V+ - Supply V oltage (V) V OH vs. Supply Voltage maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http:///ppg?72072. 4

Legal Disclaimer Notice Vishay Disclaimer All product specifications and data are subject to change without notice. Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, Vishay ), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product. Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay s terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications. Product names and markings noted herein may be trademarks of their respective owners. Document Number: 91000 Revision: 18-Jul-08 1

Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Vishay: DG2302DL-T1 DG2302DL-T1-E3