Results Overview Wafer Edge Film Removal using Laser

Similar documents
Improved Contact Formation for Large Area Solar Cells Using the Alternative Seed Layer (ASL) Process

MEMS Processes from CMP

High power picosecond lasers enable higher efficiency solar cells.

Demonstration of sub-4 nm nanoimprint lithography using a template fabricated by helium ion beam lithography

III. Wet and Dry Etching

Conductivity of silicon can be changed several orders of magnitude by introducing impurity atoms in silicon crystal lattice.

Coating Technology: Evaporation Vs Sputtering

Introduction to VLSI Fabrication Technologies. Emanuele Baravelli

Coating Thickness and Composition Analysis by Micro-EDXRF

Microstockage d énergie Les dernières avancées. S. Martin (CEA-LITEN / LCMS Grenoble)

Solar Photovoltaic (PV) Cells

Advanced VLSI Design CMOS Processing Technology

ISOTROPIC ETCHING OF THE SILICON NITRIDE AFTER FIELD OXIDATION.

Chapter 11 PVD and Metallization

h e l p s y o u C O N T R O L

Chapter 7-1. Definition of ALD

Dry Etching and Reactive Ion Etching (RIE)

Damage-free, All-dry Via Etch Resist and Residue Removal Processes

Semiconductor doping. Si solar Cell

CVD SILICON CARBIDE. CVD SILICON CARBIDE s attributes include:

Development of certified reference material of thin film for thermal diffusivity

T.M.M. TEKNIKER MICROMACHINING

Lezioni di Tecnologie e Materiali per l Elettronica

Graduate Student Presentations

Photolithography. Class: Figure Various ways in which dust particles can interfere with photomask patterns.

F ormation of Very Low Resistance Contact for Silicon Photovoltaic Cells. Baomin Xu, Scott Limb, Alexandra Rodkin, Eric Shrader, and Sean Gamer

Optical Disc and Solar Annual Press/Analyst Conference - March 26, 2010

Nanoparticle Deposition on Packaging Materials by the Liquid Flame Spray

Spectroscopic Ellipsometry:

Dry Film Photoresist & Material Solutions for 3D/TSV

Silicon-On-Glass MEMS. Design. Handbook

Etching Etch Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference between

2. Deposition process

Implementation Of High-k/Metal Gates In High-Volume Manufacturing

THE USE OF OZONATED HF SOLUTIONS FOR POLYSILICON STRIPPING

Surface Profilometry as a tool to Measure Thin Film Stress, A Practical Approach. Gianni Franceschinis, RIT MicroE Graduate Student

Contamination. Cleanroom. Cleanroom for micro and nano fabrication. Particle Contamination and Yield in Semiconductors.

For Touch Panel and LCD Sputtering/PECVD/ Wet Processing

Impact of Materials Prices on Cost of PV Manufacture Part I (Crystalline Silicon)

Optical Properties of Sputtered Tantalum Nitride Films Determined by Spectroscopic Ellipsometry

LASER CUTTING OF STAINLESS STEEL

Micro-Power Generation

Screen Printing For Crystalline Silicon Solar Cells

Laserbearbeitung von dünnen Schichten auf Rolle-zu-Rolle-Anlagen

MEMS mirror for low cost laser scanners. Ulrich Hofmann

WŝŽŶĞĞƌŝŶŐ > ĞdžƉĞƌŝĞŶĐĞ ƐŝŶĐĞ ϭϵϳϰ WŝĐŽƐƵŶ ^he > Ρ ZͲƐĞƌŝĞƐ > ƐLJƐƚĞŵƐ ƌŝěőŝŷő ƚśğ ŐĂƉ ďğƚǁğğŷ ƌğɛğăƌđś ĂŶĚ ƉƌŽĚƵĐƟŽŶ d, &hdhz K& d,/e &/>D /^, Z

Lecture 030 DSM CMOS Technology (3/24/10) Page 030-1

Nanometer-scale imaging and metrology, nano-fabrication with the Orion Helium Ion Microscope

Novel inkjettable copper ink utilizing processing temperatures under 100 degrees C without the need of inert atmosphere

Electroplating with Photoresist Masks

A Plasma Doping Process for 3D FinFET Source/ Drain Extensions

Sandia Agile MEMS Prototyping, Layout Tools, Education and Services Program

Winbond W2E512/W27E257 EEPROM

Modification of Pd-H 2 and Pd-D 2 thin films processed by He-Ne laser

Flexible Mehrlagen-Schaltungen in Dünnschichttechnik:

Scanning Near Field Optical Microscopy: Principle, Instrumentation and Applications

FRAUNHOFER INSTITUTe For

Microstockage d énergie Les dernières avancées. S. Martin (CEA-LITEN / Grenoble)

Silicon Wafer Solar Cells

Substrate maturity and readiness in large volume to support mass adoption of ULP FDSOI platforms. SOI Consortium Conference Tokyo 2016

Laser sintering of greens compacts of MoSi 2

SpeedLight 2D. for efficient production of printed circuit boards

Plasma Electronic is Partner of. Tailor-Made Surfaces by Plasma Technology

Injection moulding and modelling on a micro scale

HOT BAR REFLOW SOLDERING FUNDAMENTALS. A high quality Selective Soldering Technology

Sheet Resistance = R (L/W) = R N L

How To Implant Anneal Ion Beam

histaris Inline Sputtering Systems

Ion Beam Sputtering: Practical Applications to Electron Microscopy

Case Study 2: Digital Micromirror Devices (DMD) Optical MEMS

Formation of solids from solutions and melts

ECP Embedded Component Packaging Technology

Flex Circuit Design and Manufacture.

Transition from AMR to GMR Heads in Tape Recording

Grad Student Presentation Topics PHGN/CHEN/MLGN 435/535: Interdisciplinary Silicon Processing Laboratory

Exploring the deposition of oxides on silicon for photovoltaic cells by pulsed laser deposition

Mounting Instructions for SP4 Power Modules

INTRODUCTION TO ION IMPLANTATION Dr. Lynn Fuller, Dr. Renan Turkman Dr Robert Pearson

How compact discs are made

The Focused Ion Beam Scanning Electron Microscope: A tool for sample preparation, two and three dimensional imaging. Jacob R.

ALD Atomic Layer Deposition

Printed Circuits. Danilo Manstretta. microlab.unipv.it/ AA 2012/2013 Lezioni di Tecnologie e Materiali per l Elettronica

Fabrication and Manufacturing (Basics) Batch processes

Miniaturizing Flexible Circuits for use in Medical Electronics. Nate Kreutter 3M

ENIG with Ductile Electroless Nickel for Flex Circuit Applications

Projet ConProMi : convergence Microtechnologie / Plasturgie dans la fabrication des outillages et l intégration des capteurs

Pattern & device transfer processes

Neuere Entwicklungen zur Herstellung optischer Schichten durch reaktive. Wolfgang Hentsch, Dr. Reinhard Fendler. FHR Anlagenbau GmbH

Biaxial tripod MEMS mirror and omnidirectional lens for a low cost wide angle laser range sensor

Wafer Manufacturing. Reading Assignments: Plummer, Chap 3.1~3.4

Single Mode Fiber Lasers

1. INTRODUCTION ABSTRACT

Keeping Current to Stay Competitive in Flex PCB Laser Processing

XFA 600 Thermal Diffusivity Thermal Conductivity

Advanced Laser Microfabrication in High Volume Manufacturing

Chemical Reactions During Wet-Etching Process of LSMO/PZT/LSMO-Structured Device Fabrication

Transcription:

Results Overview Wafer Edge Film Removal using Laser

LEC- 300: Laser Edge Cleaning Process Apex Beam Top Beam Exhaust Flow Top Beam Scanning Top & Top Bevel Apex Beam Scanning Top Bevel, Apex, & Bo+om Bevel Bo+om Beam Bo+om Beam Scanning Bo+om & Bo+om Bevel Note: Top, Bo+om, and Apex beams are directed sequen9ally to the wafer s edges in a single opera9on. 2

Laser Cleaning Mechanisms Nanosecond laser pulses provide localized transient hea9ng; Depending on the fluence, reflec9vity, and the physical proper9es of the film, one or more of the following occurs: Gas Reac9on Zone Case 1) Substrate evapora9on at the interface will remove most films Case 2) Differen9al thermal expansion causes materials to break away from the surface Case 3) Photoabla9on of thin organic films The material removed from the surface is super- heated and reacts in a combus9on process with the ambient air forming the gas reac9on zone. The combus9on by- products may be gasses, liquids, or solids. They are carried away from the wafer by high- velocity exhaust. 3

LEC- 300: Laser Edge Cleaning TOP Laser Clean 10 mm 0.5mm and below APEX Laser Clean BOTTOM Laser Clean 10 mm 0.5mm and below 4

50µ Film Removal Accuracy Edge Exclusion Accuracy Specifica9on: ± 0.05mm Edge Exclusion Experiment Target: 1.00 ± 0.05mm Edge Exclusion Experiment Result: 0.994 ± 0.034mm Applica9on 1 Reading # Edge Width W (mm) 1 0.99 2 0.965 3 0.98 4 1.01 5 0.98 6 0.95 Average 0.98 Standard Dev. 0.021 Applica9on 2 Reading # Edge Width W (mm) 1 1.00 2 0.95 3 1.00 4 1.00 5 1.00 6 0.95 Average 0.98 Standard Dev. 0.026 Applica9on 3 Reading # Edge Width W (mm) 1 0.97 2 1.00 3 1.08 4 1.03 5 1.05 6 0.98 Average 1.02 Standard Dev. 0.043 5

Less than 200 nm acsve area loss Edge Exclusion Accuracy SpecificaSon: ± 0.05mm Top Edge Exclusion Experiment Target: 0.20 ± 0.05mm Top Edge Exclusion Experiment Result: 0.183 ± 0.041mm ApplicaSon 1 Reading # Top Edge Width (mm) 1 0.2 2 0.155 3 0.13 4 0.16 5 0.21 6 0.24 Average 0.183 Standard Dev. 0.041 250 um 0.18mm Top Edge of Wafer 0.45 mm Physical Edge of Wafer Cleaned Area 6

Standard Process Time (Sec)* 35 30 25 20 15 10 Many films removed with one tool Unprocessed Processed 5 0 Single- layer Resist Post- etch Polymer Tri- layer Resist Si- ARC on Hard Mask (SOC) NiPt TiN W Other applica9ons include: SiN; SiO 2 ; Polysilicon; Black Silicon; CMP Residues on SiO 2 ; PVD Cu, Ta, Ru Stack on SiO 2 *Standard Process: Removal of 0.5mm on Top of wafer plus Apex (Bo+om process requires added 9me) 7

15nm TiN 60nm SiO2 Si Substrate TiN BKM 2 EDS Results Element Control Processed N K 0.00 0.00 O K 16.49 19.16 Si K 81.90 80.30 Ti K 1.60 0.54 Totals 100.00% 100.00% 0.54% Ti and 0% N Left New beam result is 0.50% Ti Profilometry Results Sample Control Processed R PV (µm) 0.01323 0.30592 R RMS (µm) 0.00343 0.06852 0.07µm R RMS New beam result is 0.043µm R RMS 8

NiPt LEC-300 NiPt Stack 5nm TiN 7nm NiPt Si Substrate 50X Photomicrograph EDS Results (Atomic %) Element Control Processed Ti K 0.69% 0.00% N K 0.00% 0.00% Ni K 3.05% 0.00% Pt K 0.40% 0.00% O K 0.00% 16.64% Si K 95.86% 82.36% Totals 100.00% 100.00% 0% Ti/N/Ni/Pt Left Averaged Profilometry Results 50μm Sample Control Processed R RMS (µm) 0.00132 0.56145 R PV (µm) 0.00770 2.883

W BKM W Stack 50nm W 5nm WN 50nm Poly 50nm TOx Si Substrate 50X Photomicrograph of Processed Area EDS Results Element Control Processed W M 29.03% 0.00% O K 9.07% 28.09% Si K 61.90% 71.91% Totals 100.00% 100.00% Profilometry Results Sample Control Processed R RMS (µm) 0.00176 0.15879 R PV (µm) 0.00792 0.88505 50μm

Removal of Post- Etch Polymer (PEP) from Si a]er Plasma Etching Before Laser Cleaning After Laser Cleaning Si Substrate CF x from CF 4 Etch SiO from O 2 Etch CF x from CF 4 Etch 0.14µm PEP Bo+om 0.02µm Residue Initial PEP Thickness Distribution 0.45µm PEP Bevel Residue Below Detection Limit Bo^om Bevel Apex 0.21µm PEP Apex 0.045µm Residue SEM Image Locations Sample mounted upside down The stack is removed at a rate of ~15 sec/mm of edge width. 11

LEC- 300: Throughput & Cost of Ownership ApplicaSon Top Process Time (sec) Apex Process Time (sec) Tool Overhead (sec) Wafers Per Hour Running Cost per Wafer* Total Cost per Wafer** Single- layer Resist 4.4 6.9 25.9 97 $0.070 $0.34 Post- etch Polymer 4.8 7.6 25.9 94 $0.072 $0.35 Tri- layer Resist 5.2 8.2 25.9 92 $0.074 $0.36 SOC Hard Mask 8.0 8.0 25.9 86 $0.080 $0.39 Nickel PlaSnum 8.5 8.5 25.9 84 $0.082 $0.40 Titanium Nitride 10.7 10.7 25.9 76 $0.092 $0.44 Tungsten 15.9 15.9 25.9 62 $0.115 $0.54 Note: Wet edge clean and Plasma edge etch Total CoO typically in excess of $2.00/wafer Assump9ons: Single robot, single FOUP, one laser, 300mm wafers Process 9mes are based on removal of 0.5mm on Top of wafer plus Apex (Bo+om process requires added 9me) Tool overhead includes all moving components (robot, pre- aligner, spinner, exhaust, mirrors) plus wafer centering * Running cost assumes 90% u9liza9on in automated factory and includes power, maintenance, gases, and personnel ** Total cost adds equipment cost ($1,000,000 nominal purchase price, 5- year deprecia9on) 12