HCC/HCF4032B HCC/HCF4038B



Similar documents
HCC/HCF4027B DUAL-J-K MASTER-SLAVE FLIP-FLOP

. MEDIUM SPEED OPERATION - 8MHz . MULTI-PACKAGE PARALLEL CLOCKING FOR HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE

HCC4541B HCF4541B PROGRAMMABLE TIMER

HCF4070B QUAD EXCLUSIVE OR GATE

HCF4081B QUAD 2 INPUT AND GATE

HCF4001B QUAD 2-INPUT NOR GATE

HCF4010B HEX BUFFER/CONVERTER (NON INVERTING)

.LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC154 4 TO 16 LINE DECODER/DEMULTIPLEXER. HIGH SPEED tpd = 15 ns (TYP.) at VCC =5V

HCF4028B BCD TO DECIMAL DECODER

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. tpd = 9 ns (TYP.

HCF4056B BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION

Obsolete Product(s) - Obsolete Product(s)

Description. Table 1. Device summary. Order code Temperature range Package Packaging Marking

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54/M74HC190 M54/M74HC191 4 BIT SYNCHRONOUS UP/DOWN COUNTERS. fmax = 48 MHz (TYP.

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

L293B L293E PUSH-PULL FOUR CHANNEL DRIVERS. OUTPUT CURRENT 1A PER CHANNEL PEAK OUTPUT CURRENT 2A PER CHANNEL (non repetitive) INHIBIT FACILITY

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

CD4013BC Dual D-Type Flip-Flop

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

SWITCH-MODE POWER SUPPLY CONTROLLER PULSE OUTPUT DC OUTPUT GROUND EXTERNAL FUNCTION SIMULATION ZERO CROSSING INPUT CONTROL EXTERNAL FUNCTION

MM74HC14 Hex Inverting Schmitt Trigger

LF00AB/C SERIES VERY LOW DROP VOLTAGE REGULATORS WITH INHIBIT

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

TDA2822 DUAL POWER AMPLIFIER SUPPLY VOLTAGE DOWN TO 3 V LOW CROSSOVER DISTORSION LOW QUIESCENT CURRENT BRIDGE OR STEREO CONFIGURATION

CD4013BC Dual D-Type Flip-Flop

MM74HC174 Hex D-Type Flip-Flops with Clear

TL084 TL084A - TL084B

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

LM833 LOW NOISE DUAL OPERATIONAL AMPLIFIER

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

ST202 5V POWERED MULTI-CHANNEL RS-232 DRIVERS AND RECEIVERS

MM74HC273 Octal D-Type Flip-Flops with Clear

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

SG2525A SG3525A REGULATING PULSE WIDTH MODULATORS

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

ADJUSTABLE VOLTAGE AND CURRENT REGULATOR

.OPERATING SUPPLY VOLTAGE UP TO 46 V

STP6N60FI N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR

TL074 TL074A - TL074B

CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger

LM134-LM234 LM334 THREE TERMINAL ADJUSTABLE CURRENT SOURCES. OPERATES from 1V to 40V

L297 STEPPER MOTOR CONTROLLERS

Quad 2-input NAND Schmitt trigger

L78M00 SERIES POSITIVE VOLTAGE REGULATORS.

TDA W Hi-Fi AUDIO POWER AMPLIFIER

L7800 SERIES POSITIVE VOLTAGE REGULATORS

MM74HC4538 Dual Retriggerable Monostable Multivibrator

TDA8174A TDA8174AW VERTICAL DEFLECTION CIRCUIT RAMP GENERATOR INDEPENDENT AMPLITUDE ADJUSTEMENT BUFFER STAGE POWER AMPLIFIER

ULN2801A, ULN2802A, ULN2803A, ULN2804A

Order code Temperature range Package Packaging

74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

1-of-4 decoder/demultiplexer

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

DM74157 Quad 2-Line to 1-Line Data Selectors/Multiplexers

STW20NM50 N-CHANNEL Tjmax Ω - 20ATO-247 MDmesh MOSFET

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

CD4008BM CD4008BC 4-Bit Full Adder

IRF740 N-CHANNEL 400V Ω - 10A TO-220 PowerMESH II MOSFET

74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

STGW40NC60V N-CHANNEL 50A - 600V - TO-247 Very Fast PowerMESH IGBT

5A 3A. Symbol Parameter Value Unit

DATA SHEET. HEF40374B MSI Octal D-type flip-flop with 3-state outputs. For a complete data sheet, please also download: INTEGRATED CIRCUITS

TS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:

14-stage ripple-carry binary counter/divider and oscillator

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

L4940 series VERY LOW DROP 1.5 A REGULATORS

DM74121 One-Shot with Clear and Complementary Outputs

CD4027BMS. CMOS Dual J-K Master-Slave Flip-Flop. Pinout. Features. Functional Diagram. Applications. Description. December 1992

INTEGRATED CIRCUITS. NE558 Quad timer. Product data Supersedes data of 2001 Aug Feb 14

Description. Table 1. Device summary. Order code Temperature range Package Packing Marking

DM74LS151 1-of-8 Line Data Selector/Multiplexer

MC14008B. 4-Bit Full Adder

Quad 2-Line to 1-Line Data Selectors Multiplexers

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

MC34063A MC34063E DC-DC CONVERTER CONTROL CIRCUITS

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

DM74LS05 Hex Inverters with Open-Collector Outputs

74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs

STP80NF55-08 STB80NF55-08 STB80NF N-CHANNEL 55V Ω - 80A D2PAK/I2PAK/TO-220 STripFET II POWER MOSFET

Symbol Parameter Value Unit V i-o Input-output Differential Voltage 40 V I O Output Current Intenrally Limited Top

54157 DM54157 DM74157 Quad 2-Line to 1-Line Data Selectors Multiplexers

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)

Description SO-8. series. Furthermore, in the 8-pin configuration Very low-dropout voltage (0.2 V typ.)

74AC191 Up/Down Counter with Preset and Ripple Clock

VNP5N07 "OMNIFET": FULLY AUTOPROTECTED POWER MOSFET

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary Counters

MC Low noise quad operational amplifier. Features. Description

Symbol Parameter Value Unit IAR Avalanche Current, Repetitive or Not-Repetitive

DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

5495A DM Bit Parallel Access Shift Registers

Transcription:

HCC/HCF4032B HCC/HCF4038B TRIPLE SERIAL ADDERS INERT INPUTS ON ALL ADDERS FOR SUM COMPLEMENTING APPLICATIONS FULLY STATIC OPERATION...DC TO 10MHz (typ.) @ DD = 10 BUFFERED INPUTS AND OUTPUTS SINGLE-PHASE CLOCKING STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS QUIESCENT CURRENT SPECIFIED TO 20 FOR HCC DEICE 5, 10, AND 15 PARAMETRIC RATING INPUT CURRENT OF 100nA AT 18 AND 25 C. FOR HCC DEICE 100% TESTED FOR QUIESCENT CURRENT MEETS ALL REQUIREMENTS OF JEDEC TEN- TATIE STANDARD N 13A, STANDARD SPE- CIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEICES EY (Plastic Package) M1 (Micro Package) F (Ceramic Package) C1 (Plastic Chip Carrier) ORDER CODES : HCC40XXBF HCF40XXBM1 HCF40XXBEY HCF40XXBC1 PIN CONNECTIONS DESCRIPTION The HCC/4032B/4038B (extended temperature range) and HCF4032B/4038B (intermediate temperature range) are monolithic integrated circuits, available in 16-lead dual in-line plastic or ceramic package and plastic micro package. The HCC/HCF4032B and HCC/HCF4038B types consist of three serial adder circuits with common CLOCK and CARRY-RESET inputs. Each adder has two provisions for two serial DATA INPUT signals and an INERT command signal. When the command signal is a logical 1, the sum is complemented. Data words enter the adder with the least significant bit first ; the sign bit trails. The output is the MOD 2 sum of the input bits plus the carry from the previous bit position. The carry is only added at the positive-going clock transition for the HCC/HCF4032B or at the negative-going clock for the HCC/HCF4038B, thus, for spike-free operation the input data transitions should occur as soon as possible after the triggering edge. The CARRY is reset to a logical 0 at the end of each word by applying a logical 1 signal to a CARRY-RESET input one-bit-position before the application of the first bit of the next word. June 1989 1/11

FUNCTIONAL DIAGRAM ABSOLUTE MAXIMUM RATINGS Symbol Parameter alue Unit DD * Supply oltage : HCC Types HCF Types 0.5 to + 20 0.5 to + 18 i Input oltage 0.5 to DD + 0.5 I I DC Input Current (any one input) ± 10 ma P tot Total Power Dissipation (per package) Dissipation per Output Transistor for T op = Full Package-temperature Range 200 100 mw mw T op Operating Temperature : HCC Types HCF Types 55 to + 125 40to+85 T stg Storage Temperature 65 to + 150 C Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for external periods may affect device reliability. * All voltage values are referred to SS pin voltage. RECOMMENDED OPERATING CONDITIONS Symbol Parameter alue Unit DD Supply oltage : HCC Types HCF Types 3to18 3to15 I Input oltage 0 to DD T op Operating Temperature : HCC Types HCF Types 55 to + 125 40to+85 C C C C 2/11

LOGIC AND TIMING DIAGRAMS (one of three serial adders) 4032B WORD 1 0.0111100 = + 60 WORD 2 0.0110010 = + 50 0.1101110 = + 110 WORD 3 1.1011011 = 37 WORD 4 1.1001110 = 50 1.0101001 = 87 3/11

LOGIC AND TIMING DIAGRAMS (continued) 4038B WORD 1 1.1000011 = 61 WORD 2 1.1001101 = 51 1.0010000 = 112 WORD 3 0.0100100 = + 36 WORD 4 0.0110001 = + 49 0.1010101 = + 85 4/11

STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions) Symbol Parameter Test Conditions alue I O I O DD T Low * 25 C T High * Unit () () (µa) () Min. Max. Min. Typ. Max. Min. Max. I L OH OL IH IL I OH Quiescent Current Output High oltage Output Low oltage Input High oltage Input Low oltage Output Drive Current HCC Types HCF Types HCC Types HCF Types 0/ 5 5 5 0.04 5 150 0/10 10 10 0.04 10 300 0/15 15 20 0.04 20 600 0/20 20 100 0.08 100 3000 0/ 5 5 20 0.04 20 150 0/10 10 40 0.04 40 300 0/15 15 80 0.04 80 600 0/ 5 < 1 5 4.95 4.95 4.95 0/10 < 1 10 9.95 9.95 9.95 0/15 < 1 15 14.95 14.95 14.95 5/0 < 1 5 0.05 0.05 0.05 10/0 < 1 10 0.05 0.05 0.05 15/0 < 1 15 0.05 0.05 0.05 0.5/4.5 < 1 5 3.5 3.5 3.5 1/9 < 1 10 7 7 7 1.5/13.5 < 1 15 11 11 11 4.5/0.5 < 1 5 1.5 1.5 1.5 9/1 < 1 10 3 3 3 13.5/1.5 < 1 15 4 4 4 0/ 5 2.5 5 2 1.6 3.2 1.15 0/ 5 4.6 5 0.64 0.51 1 0.36 0/10 9.5 10 1.6 1.3 2.6 0.9 0/15 13.5 15 4.2 3.4 6.8 2.4 0/ 5 2.5 5 1.53 0/ 5 4.6 5 0.52 1.36 0.44 3.2 1.1 1 0.36 0/10 9.5 10 1.3 1.1 2.6 0.9 0/15 13.5 15 3.6 3.0 6.8 2.4 I OL Output 0/ 5 0.4 5 0.64 0.51 1 0.36 Sink HCC 0/10 0.5 10 1.6 1.3 2.6 0.9 Current Types 0/15 1.5 15 4.2 3.4 6.8 2.4 ma 0/ 5 0.4 5 0.52 0.44 1 0.36 HCF Types 0/10 0.5 10 1.3 1.1 2.6 0.9 0/15 1.5 15 3.6 3.0 6.8 2.4 I IH,I IL Input HCC Leakage Types 0/18 18 ± 0.1 ±10 5 ± 0.1 ± 1 Any Input Current HCF Types 0/15 15 ± 0.3 ±10 5 ± 0.3 ± 1 µa C I Input Capacitance Any Input 5 7.5 pf * TLow = 55 CforHCC device : 40 CforHCF device. *T High = + 125 C for HCC device : + 85 C for HCF device. The Noise Margin for both 1 and 0 level is : 1 min. with DD = 5, 2 min. with DD = 10, 2.5 min. with DD = 15. µa ma 5/11

DYNAMIC ELECTRICAL CHARACTERISTICS (T amb =25 C, C L = 50pF, R L = 200kΩ, all input rise and fall time = 20ns) Symbol t PHL, t PLH Parameter Propagation Delay Time A, B, or Inverter Inputs to Sum Outputs Test Conditions alue DD () Min. Typ. Max. 5 260 520 10 120 240 15 90 180 t PHL, Propagation Delay Time 5 325 650 t PLH (clock input to sum outputs) 10 175 350 15 150 300 t THL, t THL Transition Time 5 10 100 50 200 100 15 40 80 t hold Data Input Hold Time 5 120 200 (clock edge to A, B, or reset 10 50 80 inputs) 15 40 60 f max Maximum Clock Input Frequency 5 2.5 4.5 10 5 10 15 7.5 15 t r,t f * Clock Input Rise or Fall Time 5 500 10 500 µs 15 500 * If more than one unit is cascaded tr should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving state for the estimated capacitive load. Typical Output Low (sink) Current. Minimum Output Low (sink) Current Characteristics. Unit ns ns ns MHz 6/11

Typical Output High (source) Current Characteristics. Minimum Output High (source) Current Characteristics. TEST CIRCUITS Quiescent Device Current. Input oltage. Input Current. 7/11

Plastic DIP16 (0.25) MECHANICAL DATA DIM. mm inch MIN. TYP. MAX. MIN. TYP. MAX. a1 0.51 0.020 B 0.77 1.65 0.030 0.065 b 0.5 0.020 b1 0.25 0.010 D 20 0.787 E 8.5 0.335 e 2.54 0.100 e3 17.78 0.700 F 7.1 0.280 I 5.1 0.201 L 3.3 0.130 Z 1.27 0.050 P001C 8/11

Ceramic DIP16/1 MECHANICAL DATA DIM. mm inch MIN. TYP. MAX. MIN. TYP. MAX. A 20 0.787 B 7 0.276 D 3.3 0.130 E 0.38 0.015 e3 17.78 0.700 F 2.29 2.79 0.090 0.110 G 0.4 0.55 0.016 0.022 H 1.17 1.52 0.046 0.060 L 0.22 0.31 0.009 0.012 M 0.51 1.27 0.020 0.050 N 10.3 0.406 P 7.8 8.05 0.307 0.317 Q 5.08 0.200 P053D 9/11

PLCC20 MECHANICAL DATA DIM. mm inch MIN. TYP. MAX. MIN. TYP. MAX. A 9.78 10.03 0.385 0.395 B 8.89 9.04 0.350 0.356 D 4.2 4.57 0.165 0.180 d1 2.54 0.100 d2 0.56 0.022 E 7.37 8.38 0.290 0.330 e 1.27 0.050 e3 5.08 0.200 F 0.38 0.015 G 0.101 0.004 M 1.27 0.050 M1 1.14 0.045 P027A 10/11

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specificationsmentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronicsproducts are not authorized foruse ascritical componentsin life support devices or systems without express written approval of SGS-THOMSON Microelectonics. 1994 SGS-THOMSON Microelectronics - All Rights Reserved SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A 11/11