European bespoke wafer processing & development solutions for : Grinding, CMP, Edge Treatment, Wafer Bonding, Dicing and Cleaning



Similar documents
Figure 1 Wafer with Notch

Substrate maturity and readiness in large volume to support mass adoption of ULP FDSOI platforms. SOI Consortium Conference Tokyo 2016

Dual Integration - Verschmelzung von Wafer und Panel Level Technologien

Lapping and Polishing Basics

Chapter 1 Introduction to The Semiconductor Industry 2005 VLSI TECH. 1

Silicon-On-Glass MEMS. Design. Handbook

MEMS Processes from CMP

Contamination. Cleanroom. Cleanroom for micro and nano fabrication. Particle Contamination and Yield in Semiconductors.

Wafer Placement Repeatibility and Robot Speed Improvements for Bonded Wafer Pairs Used in 3D Integration

Winbond W2E512/W27E257 EEPROM

Fraunhofer ISIT, Itzehoe 14. Juni Fraunhofer Institut Siliziumtechnologie (ISIT)

Innovative Wafer and Interconnect Technologies - Enabling High Volume Low Cost RFID Solutions

Welcome & Introduction

Evaluating Surface Roughness of Si Following Selected Lapping and Polishing Processes

Dry Film Photoresist & Material Solutions for 3D/TSV

How To Design A 3D Print In Metal

Zero Width Glass Cutting with CO 2 Laser

Flex Circuits for the ATLAS Pixel Detector

Silicon Wafer Solar Cells

Silicon, the test mass substrate of tomorrow? Jerome Degallaix The Next Detectors for Gravitational Wave Astronomy Beijing

Types of Epitaxy. Homoepitaxy. Heteroepitaxy

Silicon Sensors for CMS Tracker at High-Luminosity Environment - Challenges in particle detection -

To meet the requirements of demanding new

Specifying Plasma Deposited Hard Coated Optical Thin Film Filters. Alluxa Engineering Staff

Results Overview Wafer Edge Film Removal using Laser

OmniBSI TM Technology Backgrounder. Embargoed News: June 22, OmniVision Technologies, Inc.

DEVELOPMENTS & TRENDS IN FEOL MATERIALS FOR ADVANCED SEMICONDUCTOR DEVICES Michael Corbett mcorbett@linx-consulting.com Semicon Taiwan2015

DOE Solar Energy Technologies Program Peer Review. Denver, Colorado April 17-19, 2007

Improved Contact Formation for Large Area Solar Cells Using the Alternative Seed Layer (ASL) Process

Development of New Inkjet Head Applying MEMS Technology and Thin Film Actuator

PCN Structure FY 13/14

Flex Circuit Design and Manufacture.

Specializing in Open Cavity Packages & Complete IC Assembly Services ISO 9001:2008 Certified and ITAR Registered

INSTRUCTIONS FOR COORDINATION SECTION SOLID SURFACE FABRICATIONS

ECP Embedded Component Packaging Technology

1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.

Sputtered AlN Thin Films on Si and Electrodes for MEMS Resonators: Relationship Between Surface Quality Microstructure and Film Properties

Masters for micro- and nanostructure replication by

Major LED manufacturing trends and challenges to support the general lighting application

Advancements in High Frequency, High Resolution Acoustic Micro Imaging for Thin Silicon Applications

Technology Developments Towars Silicon Photonics Integration

Product Innovations 2014/2. A Company of the SWAROVSKI Group

Bending, Forming and Flexing Printed Circuits

Advanced VLSI Design CMOS Processing Technology

The Study of the Bonding Energy on Silicon-to-Glass Wafer Bonding. T.-K. Chuang, A. Usenko, and J. S. Cites

Sapphire Business Overview & GT Material Characterization Study: Impact of Sapphire Material on LED Wafering

Rapid Prototyping and Development of Microfluidic and BioMEMS Devices

Scanning Surface Inspection System with Defect-review SEM and Analysis System Solutions

Prototyping to Production

Optical Quality Control for Industry: Applicable in Laboratory up to Inline-Inspection. Dr. Josef Frohn NanoFocus AG Oberhausen, Ettlingen

Single Sided Wet Etching for Texturing, Thinning, and Packaging Applications

The Internet of Everything or Sensors Everywhere

X-ray diffraction techniques for thin films

End Effector Selection and Design. End Effector Types General Design Practices Specific Design Criteria Case Studies

Performance of Silicon N-in-P Pixel Detectors Irradiated up to neq /cm2 for Future ATLAS Upgrades

Material data sheet. EOS Aluminium AlSi10Mg. Description

SPECIFICATION Aluminum Module Frames. Allowed anodization before fabrication for clear frames.

Mounting accessories TÖBB MINT VÁLASZTÉK

Composants actifs ultra rapides pour les composants et interconnexions optiques intégrées

Recent developments in high bandwidth optical interconnects. Brian Corbett.

Advanced materials & solutions for high h temperatures

A Manufacturing Technology Perspective of: Embedded Die in Substrate and Panel Based Fan-Out Packages

NANO INDENTERS FROM MICRO STAR TECHNOLOGIES

Silicon Drift Detector Product Brochure Update 2013

Wafer Level Testing Challenges for Flip Chip and Wafer Level Packages

Development of certified reference material of thin film for thermal diffusivity

Mounting Instructions for SP4 Power Modules

30. Hofer Vliesstofftage 2015

BRAKE DRUM AND ROTOR SERVICE INFORMATION

Thin Film Solar Cells based on CIS

Wafer Level Fan-out and Embedded Technology for Potable/Wearable/IoT Devices. Max Lu, Deputy Director, SPIL

Introduction to VLSI Fabrication Technologies. Emanuele Baravelli

Concevoir et produire des semiconducteurs en Europe: une Utopie? Let s have a look

h e l p s y o u C O N T R O L

Development of High-Speed High-Precision Cooling Plate

Metrology for Characterization of Wafer Thickness Uniformity During 3D-IC Processing

Pads for use on Dual Action / Random Orbital Sanders

MOOG. MACHINING SUPPLIER WORKMANSHIP STANDARDS Issue: 1-APRIL- 2007

Soitec. Eric Guiot, Manager R&D Soitec. 7 mars 2011 JSIam 2011

Making A Mirror Grinding Tool By Allen Malsburry

Solar Photovoltaic (PV) Cells

Fraunhofer IZM-ASSID Targets

Photonic components for signal routing in optical networks on chip

SECTION GUARDA SECURITY WINDOW SCREENS

AUSTENITIC STAINLESS DAMASCENE STEEL

Material data sheet. EOS StainlessSteel GP1 for EOSINT M 270. Description, application

Ball Grid Array (BGA) Technology

Implementation Of High-k/Metal Gates In High-Volume Manufacturing

Design of inductors and modeling of relevant field intensity

Biaxial tripod MEMS mirror and omnidirectional lens for a low cost wide angle laser range sensor

Lecture slides on rolling By: Dr H N Dhakal Lecturer in Mechanical and Marine Engineering, School of Engineering, University of Plymouth

Power distribution systems

Sheet Resistance = R (L/W) = R N L

SEMI Equipment and Materials Outlook. Daniel Tracy Senior Director Industry Research & Statistics Group at SEMI in San Jose, California


APPLICATION OF X-RAY COMPUTED TOMOGRAPHY IN SILICON SOLAR CELLS

Scotchgard Multi-Layer Protective Film 1004

Alfa Romeo 147 On board instruments installation guide

Transcription:

European bespoke wafer processing & development solutions for : Grinding, CMP, Edge Treatment, Wafer Bonding, Dicing and Cleaning Georges Peyre : Sales & Marketing Director SEMICON Europa Grenoble - 2014

Rockwood Wafer Services Milestones Created in 1985 2004 : Major Investment : $7m Capacity & Capability 0,12µ and 0,09µ defects for 200mm Wafer Reclaim. 2008 : Strategic Diversification Program (Wafer thinning services and sapphire) 2009 : Investment in an ERP system. 2011 : Investment in a new thinning line. IS0 9001, ISO 14001, OHSAS 18001: Integrated Management System R&D projects (SCS : OPTIM, COMET & Catrene : Master3D)

Rockwood Wafer Services Activities Historical Business Volume : Wafer reclaim: recovery of Test & Product wafers, to be re-used as test wafers. Wafer supply: reclaim or virgin Strip & Clean: layer removal only to supplement or replace internal reclaim. Process mapping: an audit exercise which aim to find rules to reduce cost and optimise wafer usage. Diversified in Wafer Services : Wafer Processing: offering the following types of services Grinding/Thinning (including TAIKO) Dicing (including DBG) Wafer Resizing Edge Shaping / Trimming CMP/Cleaning (wafer surface preparation before Bonding) Wafer Bonding Sapphire substrate reclaim: recovery of substrates to an EPI ready state. Sapphire surface preparation: proprietary cleaning process to de-metalize sapphire substrates for high specification applications.

X-Ray detector X 1 000 000 X-Ray source X-ray detector Sample to be characterized Back side illumination CMOS wafer Photodiode wafer 4

Rockwood Process Flow INSPECTION Thickness meas. Final clean room ADC Si substrate (> 7xx µm) TAPING CMP / Cleanroom 100 ADC Si substrate (> 7xx µm) To protect CMOS side & make the handling safer THINNING ( 2xx µm) CMP / Cleanroom 10000 2 steps: rough + fine wheel ADC Si substrate (~ 2xx µm) The wafer is highly warped and the surface damaged POLISHING ( 2xx µm) + clean 2 steps: bulk + final polish ADC Si substrate (~ 2xx µm) DE TAPING CMP / Cleanroom 100 ADC Si substrate (~ 2xx µm) FINAL CLEAN & Thickness meas Final clean room ADC Si substrate (~ 2xx µm) 5

Bonding Process Step. After Surfaces activation Contact is made a bonding wave propagate, generated by a light mechanical pressure Bonding wave front

Edge Trimming Removing or, shaping the edge of a wafer is becoming mandatory for some specific applications. For example, a wafer is thinned as part of the process flow and still facing further processing steps. A typical application is when using a carrier wafer to enable backside processing of thin wafers. The edge of the thin wafer gets sharp and very fragile, making any further process steps very difficult to manage. 7

CERN ALICE LHC Rockwood working with the CERN helping in the development of the ALICE detector experiments on the LHC.

Typical wafer processing line Services Bonded Pair Thinning:- Achieve Targeted thickness of one bonded pair substrate, to include Silicon, III/V and or Glass bonded substrates on silicon. Bonding Surface preparation:- Achieve targeted thickness and Surface Microroughness with targeted LPD's Specification. CMP:- Achieve targeted removal or microroughness on Strained SiGe EPI or Silicon. Thin + Double side Polishing:- To thin wafers and achieve low Ra, LPD s and Metallics on both side of the wafer, prepared for subsequent fabrication. SOI thinning:- To thin Handle or Product wafer to specified thickness, Ra, LPD spec and surface metal levels. Pre Packagaging Grinding:- Achieve targeted thickness and surface Ra post wafer fabrication ready for encapsulation and packaging. Wafer carriers:- Ultra Flat Wafers and very low Average wafer to wafer thickness variation wafers Wafer re-sizing:- Able to cut and edge chamfer larger wafers to any standard diameter. Wafer Bonding :- Up to 200mm Silicon, Quartz and other substrates. 10

Rockwood: Quality Systems SINCE 2009 : Consolidated in one integrated system: Quality System : ISO 9001:2008 Environment : ISO 14001 Safety & Health : OHSAS 18001 11

MASTER_3D MAnufacturing Solutions Targeting competitive European production in 3D

SCS Cluster Co-Exhibitor booth number 1334. 13