Field-Programmable Analog Arrays Enable Analog Signal Processing Education
|
|
|
- Brendan Ellis
- 10 years ago
- Views:
Transcription
1 Field-Programmable Analog Arrays Enable Analog Signal Processing Education Tyson S. Hall 1 and Paul Hasler 2 Abstract - In a laboratory environment, the practicality and scope of experiments is often constrained by time and financial resources. In the digital hardware design arena, the development of programmable logic devices, such as field--programmable gate arrays (FPGAs), has greatly enhanced the student s ability to design and synthesize complete systems within a short period of time and at a reasonable cost. Unfortunately, analog circuit design and signal processing have not enjoyed similar advances. However, new advances in field--programmable analog arrays (FPAAs) have created many new opportunities in analog circuit design and signal processing education. This paper will investigate the usefulness of these FPAAs as viable pedagogical tools. It will also explore the new methodologies in analog signal processing education that are available when FPAAs are brought into the classroom. Keywords: Field-programmable analog array, FPAA, analog signal processing, and reconfigurable analog circuits. I. EDUCATIONAL IMPACT OF CONFIGURABLE ANALOG ICS In a laboratory environment, the practicality and scope of experiments is often constrained by time and financial resources. In the digital hardware design arena, the development of programmable logic devices, such as field-- programmable gate arrays (FPGAs), has greatly enhanced the student s ability to design and synthesize complete systems within a short period of time and at a reasonable cost. Unfortunately, analog circuit design and signal processing have not enjoyed similar advances. Traditional analog technologies are not highly programmable. In an academic setting, testbed systems are typically prototyped with discrete components, and larger designs are often tested by performing computer simulations only. Recent advances in analog circuit design have led to a novel class of field--programmable analog arrays (FPAAs) [1-4[. These FPAAs are accurately programmable, continuous--time, analog devices that are capable of implementing full--scale analog signal processing systems. FPAAs introduce new opportunities to improve analog circuit design and signal processing education. By providing students with an easily reconfigurable, general-- purpose analog device, laboratory projects can grow in scope and functionality. Students can use FPAAs to implement and test multiple circuit designs within a single laboratory period. In minutes, a single FPAA device can be configured to implement several different circuit topologies that can be tested and compared. In addition, modern FPAAs can contain analog--to--digital converters that ease the interfacing of analog systems with digital logic implemented on FPGAs and/or microcontrollers New effort in FPAA research and development has created many new opportunities in analog circuit design and signal processing education. The devices discussed here are really a class of FPAAs based on the same underlying floating--gate technology and not a single commercial product. Several FPAAs of varying sizes, complexities, and design have been fabricated. This paper is motivated by a desire to utilize this emerging research within the classroom to enhance analog circuit and signal processing education. A number of different FPAA ideas and concepts will be mentioned with the hope that discussions within the engineering academic community can 1 Southern Adventist University, Collegedale, TN , [email protected] 2 Georgia Institute of Technology, Atlanta, GA , [email protected] 1
2 contribute to a refined FPAA design that is optimized for use in undergraduate and graduate laboratories. This paper will investigate the usefulness of these FPAAs as viable pedagogical tools, and it will also explore the new methodologies in analog signal processing education that are available when FPAAs are brought into the classroom. II. FIELD-PROGRAMMABLE ANALOG ARRAYS Reconfigurable hardware has long been of interest to circuit designers and engineers. In the digital domain, programmable logic devices (PLDs) have made a large impact on the development of custom digital chips by enabling a designer to try custom designs on easily reconfigurable hardware. Since their conception in the late 1960s and early 1970s, PLDs have evolved into today's high-density field--programmable gate arrays (FPGAs) [5-7]. Modern FPGAs are widely used in the lab for rapidly prototyping digital hardware as well as in production goods to decrease time--to--market and to allow products to be easily upgraded after being deployed. Reconfigurable analog hardware, however, progress has been much slower. While early analog integrated circuits (ICs) were often tunable with adjustable biases, truly reconfigurable analog circuitry in the form of field--programmable analog arrays (FPAAs) did not emerge until the late 1980s [8,9], and commercial offerings did not reach the market until 1996 [10]. Having been in the marketplace for nearly a decade, current FPAAs offerings have struggled to establish a solid market base. They have been plagued by poor performance, small sizes, and a lack of generality/functionality. Fundamentally, FPAAs include two functions: routing and computation. The routing elements are typically networks of switches connected together by signal lines with the network architecture and switch types varying dramatically across different FPAAs. The switch networks then connect to the computational elements of the system. If there is more than one type of computational element, the computational elements are usually grouped together to form a computational analog block (CAB) that is analogous to the computational logic blocks found on FPGAs. Recently, a new class of FPAAs has been introduced that promises increased functionality, a large number of computational elements on a single IC, and performance specifications well in excess of that needed in most educational laboratories [1,4]. These FPAAs are continuous--time devices that utilize floating--gate transistors as the programmable analog element [2]. Many example CABs can be imagined using this technology. Figure 1b shows one example CAB, whose functionality is enhanced by a mixture of medium--~and coarse-grained computational blocks similar to many 2
3 modern FPGA designs. The computational blocks were carefully selected to provide a sufficiently flexible, generic architecture while optimizing certain frequently used signal processing blocks. For generality, three operational transconductance amplifiers (OTAs) are included in each CAB. OTAs have already been shown to be effective at implementing a large class of systems including amplification, integration, filtering, multiplication, exponentiation, modulation, and other linear and non-linear functions [11-14]. In addition, the two FET devices provide the ability to perform logarithmic and exponential functions as well as convert back and forth between current and voltage. The three capacitors are fixed in value to minimize the size of the CAB and are primarily used on the outputs of the OTAs; however, they will be available for any purpose. The variable capacitor and/or current mirror banks found in some designs are not needed here, because the use of floating-gate transistors in the OTAs will give the user sufficient control in programming the transconductance of the amplifiers [4,12]. Eliminating the capacitor banks creates a large savings in the area required for each CAB. The high--level computational blocks used in this design are a capacitively coupled current conveyor used as a bandpass filter module and the 4~x~4 vector--matrix multiplier block. In general, the C 4 module provides a straightforward method of sub--banding an incoming signal. This allows Fourier analysis analogous to performing a Fast Fourier Transform (FFT) in the digital domain. The vector--matrix multiplier block allows the user to perform a matrix transformation on the incoming signals. Together these blocks can be used like a Fourier processor [15,16]. In addition, a peak detector is added to each CAB. III. ENHANCING ANALOG CIRCUIT EDUCATION FPAAs are a natural fit in analog circuit courses. The can be used in early circuits courses to provide students with a hands--on experience learning measurement techniques, characterizing basic components, and even designing simple analog systems. In later courses, FPAAs can be used to experiment with concepts in analog system design, integrated circuit (IC) design, and signal processing. With the proper mix of different computational elements with each CAB, specialized CABs, and peripheral blocks such as A/D and D/A converters, analog multiplexers, and analog shift registers, a single FPAA can be used in a wide variety of courses and experiments. Basic Circuit Curricula Most electrical and computer engineering (ECE) students are attracted to ECE by the possibility of building systems. Often students see that signal processing offers the ability to accomplish a wide range of tasks from audio and speech processing to video, wireless communications, and more. However, their first circuit courses are something between applied math and rote, "plug and chug"-- style instrumentation experiments. In reality, after several courses, the student really only knows how to make "little wiggles into big wiggles." Teaching analog design at the undergraduate level is still mostly focused on analysis and design techniques. Early courses usually emphasize these fundamental concepts without giving students the motivation (i.e., "the big picture") as to why these details are important. Laboratory projects and homework assignments often take the form of design an audio--style amplifier or analyze five different op-amp flavors, and students rarely get the opportunity to see larger systems until a senior design course or graduate--level courses. While these fundamental techniques are extremely important and useful, they only give a small 3
4 perspective of the analog circuit world. It seems more beneficial to students to teach these approaches within a broader context showing students a wide range of circuits and systems, which can motivate the necessity for learning the circuit design details. FPAAs can be the tool to enable this broader system approach to basic circuit curricula. FPAAs for these courses could be fairly small (8--16 CABs). Initial labs could step students through basic data acquisition techniques using an FPAA that has been pre-configured by the instructor. (A sample characterization acquisition is shown in Fig. 2. Students can be introduced to basic transistor I--V characteristics, basic switch effects, and the first several circuits typical in these courses. With the addition of A/D and D/A converters on the FPAA, computer analysis and acquisition can be made easier for the early courses. Of course, standard bench instruments (voltage meters, ammeters, oscilloscopes) can also be used with the analog input and output pins. Later laboratories will continue to make greater use the FPAAs, potentially in combination with FPGAs and/or digital processors. For example, when analog filtering is discussed simple RC filters can be compared to more complicated filter topologies synthesized on the FPAA. The instructor can download several different filter designs (showing varying topologies and filter orders) to a single FPAA and quickly illustrate the differences through both quantitative measurements and qualitative demonstrations (i.e., connect a portable CD player or computer s sound card output to an input on the FPAA and an amplified speaker on an output). Figure 3 illustrates several example low--order filter designs that could be implemented on the FPAA. Biases on FPAA are programmed to adjust the corner frequencies and Q-peak of the different filters. The system also has enough flexibility to implement a graphic equalizer. Since the implementation is done on the FPAA, students should have plenty of time to experiment with system parameters and explore the effects of varying different biases, corner frequencies, Q peaks, etc. These approaches offer a wide range of possibilities for design courses, particularly towards problems interfacing sensors to signal processing or control applications, by encouraging mixed mode design due to improved accessibility of analog components without many of the difficulties required for analog design. Integrated Circuit Curricula FPAA chips are important for training students specializing in analog circuit design at the Integrated Circuit (IC) level. The demand for analog IC engineers continues to increase, at the same time that teaching this material becomes increasingly more complex, therefore the number of graduates is not increasing significantly. Further, 4
5 courses based only on computer tools leave most students without basic IC fundamentals, and therefore most of the student s training occurs on the job. Typically an analog IC engineer is considered trained only after a mentorship of two to four years. The addition of having students test ICs fabricated ahead of time for a class, as well as participating in design projects directed towards fabricating the IC, have shown positive results at Georgia Institute of Technology towards developing student intuition for analog integrated circuits. Intuition is the first step towards analog IC design, but still stops short of preparing students for creative IC design. We see the need for students to be involved in creative IC design projects that can be started and completed in a single semester, starting from the first analog IC course. The combination of a large-scale FPAA IC, with an accompanying development board, would be a free-standing platform for students to design, develop, and experimentally test IC circuits without any additional equipment; of course, bench instruments can be added to enhance the measurement experience where desired. This approach enables rapid prototyping of analog IC circuits, and therefore, the resulting student intuition and creativity, in a fairly low-cost solution to the student and/or class. Having a chip where the devices are very flexible, but with some constraints, allows the students to get an appreciation for key concepts in design even when considering the design of a custom analog IC. A basic large-scale FPAA IC with a mixture of granularities allows for a range of design experiences, from single device behaviors to complex analog system circuits. When available, a 16 CAB FPAA composed of 4 CABs of transistor elements, such as nfets, pfets, capacitors, and floating-gate transistors, and 12 CABs with higher granularity elements, like amplifiers and filters, would be applicable for most designs typical in a first or second semester IC course. These elements would be integrated with configurable Digital-to-Analog Converters (DAC) and Analog-to-Digital Converters (ADC). Since we have a sizable chip with a wide range of devices, the students will get a clearer understanding of mismatch effects, as well as how to place devices to improve matching, and the effects of added parasitic capacitances due to the multiple paths through routing matrices. Enabling easier access to these IC design techniques empowers students to study these concepts earlier in their engineering curriculum. This approach will enable the use of these solutions in a wide range of commercial applications, both in prototyping and in volume production, driving up the demand for more engineers capable of using this technology, resulting in earlier and earlier introduction of these concepts into the engineering curriculum similar to the current early introduction of FPGAs. IV. ENHANCING ANALOG SIGNAL PROCESSING EDUCATION Embedded Systems Curricula The field of embedded systems is an increasing popular area of study for students and an area of focus for educators [17-19]. Courses are emerging that focus on designing low--power systems that can contain reconfigurable hardware (FPGAs), embedded processors / software, digital signal processors, wireless communication, and an array of sensors. Pedagogically, these courses allow students to explore the trade--offs between different design modalities (i.e., hardware versus software, digital versus analog circuitry, dedicated versus reconfigurable hardware, etc.) and investigate an optimal solution given a set of constraints placed on the system (i.e., physical size, battery life, cost, limited memory capacity, etc.). Analog circuitry is usually limited to the input and output sensors in typical embedded systems with analog--to-- digital (A/D) converters and digital--to--analog (D/A) converters placed as close to the sensors as possible leaving the majority of the system completely digital. This is understandable given the reprogrammable nature of digital technologies and ease of design. However, with the appropriate CAD tools, FPAAs can bring these same advantages to analog circuit design. Adding analog circuitry (in the form of an FPAA) on the front--end of embedded systems can provide some significant advantages, particularly when power is a driving concern. 5
6 With the class of FPAAs introduced here, one can imagine implementing programmable filters, frequency decomposition, smoothing (and other signal conditioning), thesholding, peak detection, and more in the FPAA. With the addition of on--chip A/D converters, the FPAA can be thought of as a "smart A/D." This term implies the FPAAs extensive computational capability in addition to traditional data conversion functionality. There is another subtlety at play in a smart A/D converter. By adding computational effort in the analog domain, the amount of data that needs to be converted may be drastically reduced thus requiring a simpler, smaller, slower, lower power A/D converter in the system. Embedded systems curriculum is often multi-disciplinary and can include students from electrical engineering, computer engineering, mechanical engineering, and computer science. In this environment, traditional analog circuitry is often shied away unless well understood by a particular student. However, FPAAs (with the proper CAD tools) can lower the learning barrier for analog design. Graphical software can allow students to configure the FPAA by connecting high--level functional blocks together and specifying design parameters such as cut--off frequency, Q peak, decay constants, etc. The low--level details of system implementation are thus abstracted away from the user. Analog CAD tools are still quite rudimentary, but research is currently under way to provide tools equivalent to those used to configure digital FPGAs. Neuromorphic VLSI Curricula The origins of Neuromorphic Engineering began as a class, and then a series of classes, taught at Caltech in 1980 s and 1990 s, utilizing IC physics and circuit design as the bridge between neurobiology, mathematics, and engineering. In particular, neuromorphic engineering uses inspiration from the neural computations in analog IC design at various modeling levels, resulting in unique engineered systems and sometimes resulting in insights back to the neurobiological systems. Much of the current work in CMOS imagers (i.e. cameras), hearing aids, and cochlear implants has been affected by these approaches [20]. One would expect that benefits of using FPAAs in teaching analog IC design would apply towards teaching neuromorphic engineering concepts, but requiring accessibility to a wider audience, including a range of engineers, 6
7 neuroscientists, and mathematicians. Unlike typical analog IC design classes, where the circuit to be designed is known and its parameters specified, a neuromorphic design process includes often the design of several ICs to be tested to understand device / circuit / basic system concepts. Because many of these concepts are hard to simulate or often not modeled by simulation tools, students typically fabricate several ICs, resulting in substantial time for each iteration due to IC fabrication times (approximately 3 months). A related issue is the amount of time and effort required for training students to be proficient at IC layout and to be skilled at building custom test setups to show system functionality. Large-scale FPAA elements drastically reduces the learning and development time for designing these systems, even if the system eventually goes to a custom IC. An FPAA with 64 to 128 CABs, similar to CABs reported in [1], with ADCs, DACs, and on-chip current measurement for instrumentation as well as some specialized blocks to assist would be sufficient to investigate most current neuromorphic engineering topics at a fraction of the time. One could further expand this concept to include specialized blocks including a reconfigurable set of biological channels [21-23], front-end cochlea models, on-chip sensors (e.g. pixel arrays for vision applications), and specialized digital interfaces, like Address Event Representation (AER) of neuron action potentials. Cooperative Analog/Digital Signal Processing Today s mobile computing environment has placed increased demands on low--power signal processing systems. This has created a renewed interest in analog signal processing functions. Cooperative Analog/Digital Signal Processing (CADSP) is a combined research and educational initiative aimed at investigating the partitioning of signal processing systems between the analog and digital domains. Most current signal processing systems that generate digital output place the ADC as close to the analog input signal as possible to take advantage of the computational flexibility available in digital processors (see Fig. 4). However, the development of large--scale FPAAs---and the CAD tools needed for their ease of use---would allow engineers the option of performing some of the computations in reconfigurable analog hardware prior to the ADC, resulting in both a simpler ADC and a substantially reduced computational load on the digital processors that follow. By leveraging the power efficiencies found in some analog circuitry, some analog signal processing systems have been shown to achieve as much as five orders of magnitude over typical DSP microprocessor implementations [24-26]. CADSP can provide an intriguing and valuable study for upper--divisional and graduate--level courses. As shown in Table I, a number of important signal processing systems and functions can be implemented in analog using FPAAs [1]. REFERENCES [1] Tyson S. Hall, Christopher M. Twigg, Paul Hasler, and David V. Anderson, Developing large scale field programmable analog arrays, in Proc. 18th International Parallel and Distributed Processing Symposium, Santa Fe, New Mexico, April [2] T. S. Hall, C. M. Twigg, P. Hasler, and D. V. Anderson, Application performance of elements in a floating gate FPAA, in Proceedings of the 2004 IEEE International Symposium on Circuits and Systems, May 2004, pp. II.589 II
8 [3] T. S. Hall, C. M. Twigg, P. Hasler, and D. V. Anderson, Developing large scale field programmable analog arrays for rapid prototyping, International Journal of Embedded Systems, [4] T. S. Hall, C. M. Twigg, J. D. Gray, P. Hasler, and D. V. Anderson, Large scale field programmable analog arrays for analog signal processing, IEEE Transactions on Circuits and Systems, [5] John F. Wakerly, Digital Design: Principles and Practices, chapter 5: Combinational logic design practices, pp , Prentice Hall, New Jersey, third edition, [6] John M. Birkner and Hua-Thye Chua, Programmable array logic circuit, U.S. Patent No. 4,124,899. Table I: Summary of Signal Processing Functionality [7] Paul Chow, Soon Ong Seo, Jonathan Rose, Kevin Chung, Gerard Paez-Monzon, and Immanuel Rahardja, The design of an SRAM based field programmable gate array part i: architecture, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 7, no. 2, pp , June [8] Massimo A. Sivilotti, Wiring Considerations in Analog VLSI Systems, with Application to Field-Programmable Networks (VLSI), Ph.D. thesis, California Institute of Technology, Pasadena, CA, [9] P. G. Gulak, Field programmable analog arrays: past, present and future perspectives, in IEEE Region 10 International Conference on Microelectronics and VLSI, Nov. 1995, pp [10] David Marsh, Programmable analogue ICs challenge spice and breadboard designs, in EDN Europe, pp Reed Business Information, Oct [11] B. Ray, P. P. Chaudhuri, and P. K. Nandi, Design of OTA based field programmable analog array, in Proc. 13th International Conference on VLSI Design, Jan. 2000, pp [12] B. Pankiewicz, M. Wojcikowski, S. Szczepanski, and Y. Sun, A field programmable analog array for cmos continuous time ota-c filter applications, IEEE Journal of Solid-State Circuits, vol. 37, no. 2, pp , Feb [13] E. Sanchez-Sinencio, J. Ramirez-Angulo, B. Linares-Barranco, and A. Rodriguez-Vazquez, OTA-based nonlinear function approximations, in ISCAS Proc., May 1989, vol. 1, pp [14] Fast Analog Solutions Ltd., Totally re-configurable analog circuit TRAC R, Mar [15] P. Hasler, B. A. Minch, and C. Diorio, An autozeroing floating-gate amplifier, IEEE Transactions on Circuits and Systems II, vol. 48, no. 1, pp , Jan [16] Matt Kucic, AiChen Low, Paul Hasler, and Joe Neff, A programmable continuous-time floating-gate Fourier processor, IEEE Transactions on Circuits and Systems II, vol. 48, no. 1, pp , Jan [17] J. W. Bruce, J. C. Harden, and R. B. Reese, Cooperative and progressive design experience for embedded systems, Proceedings of the IEEE, vol. 88, no. 1, pp [18] W. Wolf and J. Madsen, Embedded systems education for the future, IEEE Transactions on Education, vol. 47, no. 1, pp , Feb. [19] M. Leeman, F. Barat, V. De Florio, and G. Deconinck, Bridging the educational gap in embedded systems curricula: developing an e commerce audio streaming system, in Proc. Ninth Annual IEEE International Conference and Workshop on the Engineering of Computer Based Systems, Lund, Sweden, April 2002, pp [20] C.A. Mead, Analog VLSI and Neural Systems, Addison-Wesley, [21] Ethan Farquhar and Paul Hasler, ``A Bio-Physically Inspired Silicon Neuron,'' International Symposium on Circuits and Systems, Vancouver, [22] Ethan Farquhar, David Abramson, and Paul Hasler, A Reconfigurable Bidirectional Active 2-Dimensional Dendrite Model,'' International Symposium on Circuits and Systems, Vancouver,
9 [23] Christal Gordon, Ethan Farquhar, Paul Hasler, ``A family of floating-gate adapting synapses based upon transistor channel models,''international Symposium on Circuits and Systems, Vancouver, [24] D. V. Anderson, P. Hasler, R. Ellis, H. Yoo, D. W. Graham, and M. Hans, A low power system for audio noise suppression: A cooperative analog digital signal processing approach, in Proc DSP Workshop, Pine Mountain, GA, Oct [25] Rich Ellis, Heejong Yoo, David Graham, Paul Hasler, and David Anderson, A continuous time speech enhancement front end for microphone inputs, in Proceedings of the IEEE International Symposium on Circuits and Systems, Phoenix, AZ, May 2002, vol. 2, pp. II.728 II.731. [26] Paul D. Smith, Matt Kucic, Rich Ellis, Paul Hasler, and David V. Anderson, Mel frequency cepstrum encoding in analog floating gate circuitry, in Proceedings of the International Symposium on Circuits and Systems, 2002, vol. 4, pp Tyson S. Hall Tyson Hall received the Ph.D., MSECE, and BSCMPE degrees in electrical and computer engineering from the Georgia Institute of Technology in 2004, 2001, and He is currently an Assistant Processor in the School of Computing at Southern Adventist University in Collegedale, Tennessee. Dr. Hall s research interests include rapid prototyping of mixed signal systems, cooperative analog/digital signal processing, reconfigurable computing, and embedded systems education. Paul Hasler Paul Hasler received the M.S. and B.S.E. degrees in electrical engineering from Arizona State University, Tempe, in 1991, and the Ph.D. degree from the California Institute of Technology, Pasadena, in computation and neural systems in He is an Associate Professor in the School of Electrical and Computer Engineering at Georgia Institute of Technology. His current research interests include low power electronics, mixed-signal system ICs, floating-gate MOS transistors, adaptive information processing systems, smart interfaces for sensors, cooperative analog/digital signal processing, device physics related to submicron devices or floating-gate devices, and analog VLSI models of on-chip learning and sensory processing in neurobiology. Dr. Hasler received the NSF CAREER Award in 2001 and the ONR YIP Award in
A bachelor of science degree in electrical engineering with a cumulative undergraduate GPA of at least 3.0 on a 4.0 scale
What is the University of Florida EDGE Program? EDGE enables engineering professional, military members, and students worldwide to participate in courses, certificates, and degree programs from the UF
PROGRAMMABLE ANALOG INTEGRATED CIRCUIT FOR USE IN REMOTELY OPERATED LABORATORIES
PROGRAMMABLE ANALOG INTEGRATED CIRCUIT FOR USE IN REMOTELY OPERATED LABORATORIES Carsten Wulff ([email protected]) Prof. Trond Ytterdal ([email protected]) Norwegian University of Science and Technology,
Curriculum for a Master s Degree in ECE with focus on Mixed Signal SOC Design
Curriculum for a Master s Degree in ECE with focus on Mixed Signal SOC Design Department of Electrical and Computer Engineering Overview The VLSI Design program is part of two tracks in the department:
A New Programmable RF System for System-on-Chip Applications
Vol. 6, o., April, 011 A ew Programmable RF System for System-on-Chip Applications Jee-Youl Ryu 1, Sung-Woo Kim 1, Jung-Hun Lee 1, Seung-Hun Park 1, and Deock-Ho Ha 1 1 Dept. of Information and Communications
Lesson 7: SYSTEM-ON. SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY. Chapter-1L07: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education
Lesson 7: SYSTEM-ON ON-CHIP (SoC( SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY 1 VLSI chip Integration of high-level components Possess gate-level sophistication in circuits above that of the counter,
BUILD VERSUS BUY. Understanding the Total Cost of Embedded Design. www.ni.com/buildvsbuy
BUILD VERSUS BUY Understanding the Total Cost of Embedded Design Table of Contents I. Introduction II. The Build Approach: Custom Design a. Hardware Design b. Software Design c. Manufacturing d. System
Wide Band Tunable Filter Design Implemented in CMOS
Wide Band Tunable Filter Design Implemented in CMOS W. Matthew Anderson and Bogdan M. Wilamowski Electrical & Computer Engineering Dept. Auburn University, AL 36849 [email protected], [email protected]
International Journal of Electronics and Computer Science Engineering 1482
International Journal of Electronics and Computer Science Engineering 1482 Available Online at www.ijecse.org ISSN- 2277-1956 Behavioral Analysis of Different ALU Architectures G.V.V.S.R.Krishna Assistant
7a. System-on-chip design and prototyping platforms
7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit
Area 3: Analog and Digital Electronics. D.A. Johns
Area 3: Analog and Digital Electronics D.A. Johns 1 1970 2012 Tech Advancements Everything but Electronics: Roughly factor of 2 improvement Cars and airplanes: 70% more fuel efficient Materials: up to
W a d i a D i g i t a l
Wadia Decoding Computer Overview A Definition What is a Decoding Computer? The Wadia Decoding Computer is a small form factor digital-to-analog converter with digital pre-amplifier capabilities. It is
Technical Aspects of Creating and Assessing a Learning Environment in Digital Electronics for High School Students
Session: 2220 Technical Aspects of Creating and Assessing a Learning Environment in Digital Electronics for High School Students Adam S. El-Mansouri, Herbert L. Hess, Kevin M. Buck, Timothy Ewers Microelectronics
Continuous-Time Converter Architectures for Integrated Audio Processors: By Brian Trotter, Cirrus Logic, Inc. September 2008
Continuous-Time Converter Architectures for Integrated Audio Processors: By Brian Trotter, Cirrus Logic, Inc. September 2008 As consumer electronics devices continue to both decrease in size and increase
Computer Engineering as a Discipline
Computing Curriculum Computer Engineering Curriculum Report Chapter 2 Computer Engineering as a Discipline T his chapter presents some of the characteristics that distinguish computer engineering from
INTRODUCTION TO DIGITAL SYSTEMS. IMPLEMENTATION: MODULES (ICs) AND NETWORKS IMPLEMENTATION OF ALGORITHMS IN HARDWARE
INTRODUCTION TO DIGITAL SYSTEMS 1 DESCRIPTION AND DESIGN OF DIGITAL SYSTEMS FORMAL BASIS: SWITCHING ALGEBRA IMPLEMENTATION: MODULES (ICs) AND NETWORKS IMPLEMENTATION OF ALGORITHMS IN HARDWARE COURSE EMPHASIS:
Introduction to Digital System Design
Introduction to Digital System Design Chapter 1 1 Outline 1. Why Digital? 2. Device Technologies 3. System Representation 4. Abstraction 5. Development Tasks 6. Development Flow Chapter 1 2 1. Why Digital
The Heartbeat behind Portable Medical Devices: Ultra-Low-Power Mixed-Signal Microcontrollers
The Heartbeat behind Portable Medical Devices: Ultra-Low-Power Mixed-Signal Microcontrollers The proliferation of sophisticated yet affordable personal medical devices is transforming the health care industry,
Lecture N -1- PHYS 3330. Microcontrollers
Lecture N -1- PHYS 3330 Microcontrollers If you need more than a handful of logic gates to accomplish the task at hand, you likely should use a microcontroller instead of discrete logic gates 1. Microcontrollers
Implementing a Digital Answering Machine with a High-Speed 8-Bit Microcontroller
Implementing a Digital Answering Machine with a High-Speed 8-Bit Microcontroller Zafar Ullah Senior Application Engineer Scenix Semiconductor Inc. Leo Petropoulos Application Manager Invox TEchnology 1.0
What will I learn as an Electrical Engineering student?
What will I learn as an Electrical Engineering student? Department of Electrical and Computer Engineering Tu5s School of Engineering Trying to decide on a major? Most college course descrip>ons are full
Graduate Option in Electronics Department of Electrical and Computer Engineering University of Puerto Rico at Mayagüez
Introduction Graduate Option in Electronics Department of Electrical and Computer Engineering University of Puerto Rico at Mayagüez This document defines the Electronics Option in the Electrical Engineering
Test Driven Development of Embedded Systems Using Existing Software Test Infrastructure
Test Driven Development of Embedded Systems Using Existing Software Test Infrastructure Micah Dowty University of Colorado at Boulder [email protected] March 26, 2004 Abstract Traditional software development
EE411: Introduction to VLSI Design Course Syllabus
: Introduction to Course Syllabus Dr. Mohammad H. Awedh Spring 2008 Course Overview This is an introductory course which covers basic theories and techniques of digital VLSI design in CMOS technology.
Static-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology
Static-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology Nahid Rahman Department of electronics and communication FET-MITS (Deemed university), Lakshmangarh, India B. P. Singh Department
The Master s Degree Program in Electrical and Computer Engineering
The Master s Degree Program in Electrical and Computer Engineering M. Lee Edwards and Dexter G. Smith The Master s of Science in Electrical and Computer Engineering, the first Johns Hopkins degree to be
Microcontroller-based experiments for a control systems course in electrical engineering technology
Microcontroller-based experiments for a control systems course in electrical engineering technology Albert Lozano-Nieto Penn State University, Wilkes-Barre Campus, Lehman, PA, USA E-mail: [email protected]
The Emerging Trends in Electrical and Computer Engineering
18-200 Fall 2006 The Emerging Trends in Electrical and Computer Engineering Hosting instructor: Prof. Jimmy Zhu; Time: Thursdays 3:30-4:20pm; Location: DH 2210 Date Lecturer Lecture Contents L01 08/31
VON BRAUN LABS. Issue #1 WE PROVIDE COMPLETE SOLUTIONS ULTRA LOW POWER STATE MACHINE SOLUTIONS VON BRAUN LABS. State Machine Technology
VON BRAUN LABS WE PROVIDE COMPLETE SOLUTIONS WWW.VONBRAUNLABS.COM Issue #1 VON BRAUN LABS WE PROVIDE COMPLETE SOLUTIONS ULTRA LOW POWER STATE MACHINE SOLUTIONS State Machine Technology IoT Solutions Learn
Guru Ghasidas Vishwavidyalaya, Bilaspur (C.G.) Institute of Technology. Electronics & Communication Engineering. B.
Guru Ghasidas Vishwavidyalaya, Bilaspur (C.G.) Institute of Technology Electronics & Communication Engineering B.Tech III Semester 1. Electronic Devices Laboratory 2. Digital Logic Circuit Laboratory 3.
Table 1 Mixed-Signal Test course major topics. Mixed-signal Test and Measurement Concepts ENCT 351 What are Mixed-signal circuits
Mixed-Signal Test Emphasis in Engineering Technology Rainer J. Fink, Jay Porter, Yong-Kyu Jung, B. Ben Zoghi Department of Engineering Technology and Industrial Distribution Texas A&M University College
ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT
216 ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT *P.Nirmalkumar, **J.Raja Paul Perinbam, @S.Ravi and #B.Rajan *Research Scholar,
Curriculum and Concept Module Development in RF Engineering
Introduction Curriculum and Concept Module Development in RF Engineering The increasing number of applications students see that require wireless and other tetherless network solutions has resulted in
CHARGE pumps are the circuits that used to generate dc
INTERNATIONAL JOURNAL OF DESIGN, ANALYSIS AND TOOLS FOR CIRCUITS AND SYSTEMS, VOL. 1, NO. 1, JUNE 2011 27 A Charge Pump Circuit by using Voltage-Doubler as Clock Scheme Wen Chang Huang, Jin Chang Cheng,
1.1 Silicon on Insulator a brief Introduction
Table of Contents Preface Acknowledgements Chapter 1: Overview 1.1 Silicon on Insulator a brief Introduction 1.2 Circuits and SOI 1.3 Technology and SOI Chapter 2: SOI Materials 2.1 Silicon on Heteroepitaxial
Interconnection Network of OTA-based FPAA
Chapter S Interconnection Network of OTA-based FPAA 5.1 Introduction Aside from CAB components, a number of different interconnect structures have been proposed for FPAAs. The choice of an intercmmcclion
EEM870 Embedded System and Experiment Lecture 1: SoC Design Overview
EEM870 Embedded System and Experiment Lecture 1: SoC Design Overview Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: [email protected] Feb. 2013 Course Overview
A true low voltage class-ab current mirror
A true low voltage class-ab current mirror A. Torralba, 1a) R. G. Carvajal, 1 M. Jiménez, 1 F. Muñoz, 1 and J. Ramírez-Angulo 2 1 Departamento de Ingeniería Electrónica, Escuela Superior de Ingenieros,
International Workshop on Field Programmable Logic and Applications, FPL '99
International Workshop on Field Programmable Logic and Applications, FPL '99 DRIVE: An Interpretive Simulation and Visualization Environment for Dynamically Reconægurable Systems? Kiran Bondalapati and
Networking Remote-Controlled Moving Image Monitoring System
Networking Remote-Controlled Moving Image Monitoring System First Prize Networking Remote-Controlled Moving Image Monitoring System Institution: Participants: Instructor: National Chung Hsing University
Lab Experiment 1: The LPC 2148 Education Board
Lab Experiment 1: The LPC 2148 Education Board 1 Introduction The aim of this course ECE 425L is to help you understand and utilize the functionalities of ARM7TDMI LPC2148 microcontroller. To do that,
RF Network Analyzer Basics
RF Network Analyzer Basics A tutorial, information and overview about the basics of the RF Network Analyzer. What is a Network Analyzer and how to use them, to include the Scalar Network Analyzer (SNA),
Evaluating AC Current Sensor Options for Power Delivery Systems
Evaluating AC Current Sensor Options for Power Delivery Systems State-of-the-art isolated ac current sensors based on CMOS technology can increase efficiency, performance and reliability compared to legacy
Electromagnetic. Reducing EMI and Improving Signal Integrity Using Spread Spectrum Clocking EMI CONTROL. The authors describe the
From September 2011 High Frequency Electronics Copyright 2011 Summit Technical Media, LLC Reducing EMI and Improving Signal Integrity Using Spread Spectrum Clocking By Jeffrey Batchelor and Jimmy Ma Silicon
Design and Development of Virtual Instrument (VI) Modules for an Introductory Digital Logic Course
Session ENG 206-6 Design and Development of Virtual Instrument (VI) Modules for an Introductory Digital Logic Course Nikunja Swain, Ph.D., PE South Carolina State University [email protected] Raghu Korrapati,
Reconfigurable Low Area Complexity Filter Bank Architecture for Software Defined Radio
Reconfigurable Low Area Complexity Filter Bank Architecture for Software Defined Radio 1 Anuradha S. Deshmukh, 2 Prof. M. N. Thakare, 3 Prof.G.D.Korde 1 M.Tech (VLSI) III rd sem Student, 2 Assistant Professor(Selection
Reducing EMI and Improving Signal Integrity Using Spread Spectrum Clocking
Reducing EMI and Improving Signal Integrity Using Spread Spectrum Clocking Electromagnetic interference (EMI), once the exclusive concern of equipment designers working with high-speed signals, is no longer
What is a System on a Chip?
What is a System on a Chip? Integration of a complete system, that until recently consisted of multiple ICs, onto a single IC. CPU PCI DSP SRAM ROM MPEG SoC DRAM System Chips Why? Characteristics: Complex
CSEN301 Embedded Systems Trimester 1
Victoria University of Wellington (VUW) course offering for NZ-EU Joint Mobility Project Novel Sensing Technologies and Instrumentation in Environmental Climate Change Monitoring 1. General The Victoria
A DESIGN OF DSPIC BASED SIGNAL MONITORING AND PROCESSING SYSTEM
ISTANBUL UNIVERSITY JOURNAL OF ELECTRICAL & ELECTRONICS ENGINEERING YEAR VOLUME NUMBER : 2009 : 9 : 1 (921-927) A DESIGN OF DSPIC BASED SIGNAL MONITORING AND PROCESSING SYSTEM Salih ARSLAN 1 Koray KÖSE
Conversion Between Analog and Digital Signals
ELET 3156 DL - Laboratory #6 Conversion Between Analog and Digital Signals There is no pre-lab work required for this experiment. However, be sure to read through the assignment completely prior to starting
WINNER-TAKE-ALL ABSTRACT
703 WINNER-TAKE-ALL NETWORKS OF O(N) COMPLEXITY J. Lazzaro, S. Ryckebusch, M.A. Mahowald, and C. A. Mead California Institute of Technology Pasadena, CA 91125 ABSTRACT We have designed, fabricated, and
Implementation of emulated digital CNN-UM architecture on programmable logic devices and its applications
Implementation of emulated digital CNN-UM architecture on programmable logic devices and its applications Theses of the Ph.D. dissertation Zoltán Nagy Scientific adviser: Dr. Péter Szolgay Doctoral School
A Novel Course To Provide Electrical Engineering Experience To Freshmen Students
A Novel Course To Provide Electrical Engineering Experience To Freshmen Students Hirak C. Patangia University of Arkansas at Little Rock [email protected] SESSION 2253 Abstract An experiential learning
Teaching the Importance of Data Correlation in Engineering Technology
Session 3549 Teaching the Importance of Data Correlation in Engineering Technology Michael R. Warren, Dana M. Burnett, Jay R. Porter, and Rainer J. Fink Texas A&M University Abstract To meet the needs
Reconfigurable Architecture Requirements for Co-Designed Virtual Machines
Reconfigurable Architecture Requirements for Co-Designed Virtual Machines Kenneth B. Kent University of New Brunswick Faculty of Computer Science Fredericton, New Brunswick, Canada [email protected] Micaela Serra
ECE 410: VLSI Design Course Introduction
ECE 410: VLSI Design Course Introduction Professor Andrew Mason Michigan State University Spring 2008 ECE 410, Prof. A. Mason Lecture Notes Page i.1 Age of electronics microcontrollers, DSPs, and other
Laboratory 4: Feedback and Compensation
Laboratory 4: Feedback and Compensation To be performed during Week 9 (Oct. 20-24) and Week 10 (Oct. 27-31) Due Week 11 (Nov. 3-7) 1 Pre-Lab This Pre-Lab should be completed before attending your regular
Computer Aided Design of Home Medical Alert System
Computer Aided Design of Home Medical Alert System Submitted to The Engineering Honors Committee 119 Hitchcock Hall College of Engineering The Ohio State University Columbus, Ohio 43210 By Pei Chen Kan
A 1-GSPS CMOS Flash A/D Converter for System-on-Chip Applications
A -GSPS CMOS Flash A/D Converter for System-on-Chip Applications Jincheol Yoo, Kyusun Choi, and Ali Tangel Department of Computer Science & Department of Computer & Engineering Communications Engineering
ELECTRICAL ENGINEERING
EE ELECTRICAL ENGINEERING See beginning of Section H for abbreviations, course numbers and coding. The * denotes labs which are held on alternate weeks. A minimum grade of C is required for all prerequisite
Aims and Objectives. E 3.05 Digital System Design. Course Syllabus. Course Syllabus (1) Programmable Logic
Aims and Objectives E 3.05 Digital System Design Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: [email protected] How to go
INF4420 Introduction
INF4420 Introduction Spring 2012 Jørgen Andreas Michaelsen ([email protected]) Outline Practical information about the course. Context (placing what we will learn in a larger context) Outline of the
Agenda. Michele Taliercio, Il circuito Integrato, Novembre 2001
Agenda Introduzione Il mercato Dal circuito integrato al System on a Chip (SoC) La progettazione di un SoC La tecnologia Una fabbrica di circuiti integrati 28 How to handle complexity G The engineering
Intel Labs at ISSCC 2012. Copyright Intel Corporation 2012
Intel Labs at ISSCC 2012 Copyright Intel Corporation 2012 Intel Labs ISSCC 2012 Highlights 1. Efficient Computing Research: Making the most of every milliwatt to make computing greener and more scalable
CREATING ON-LINE MATERIALS FOR COMPUTER ENGINEERING COURSES
1 CREATING ON-LINE MATERIALS FOR COMPUTER ENGINEERING COURSES Abstract Suxia Cui 1, and Yonghui Wang 2 1 Electrical and Computer Engineering Department 2 Engieering Technology Department Prairie View A&M
How To Learn To Understand And Understand The Physics Of Chemistry
What will I learn as an Electrical Engineering student? Department of Electrical and Computer Engineering Tufts School of Engineering Trying to decide on a major? Most college course descriptions are full
Design of a Wireless Medical Monitoring System * Chavabathina Lavanya 1 G.Manikumar 2
Design of a Wireless Medical Monitoring System * Chavabathina Lavanya 1 G.Manikumar 2 1 PG Student (M. Tech), Dept. of ECE, Chirala Engineering College, Chirala., A.P, India. 2 Assistant Professor, Dept.
Study Program Handbook Electrical and Computer Engineering
Study Program Handbook Electrical and Computer Engineering Bachelor of Science Jacobs University Undergraduate Handbook ECE - Matriculation Fall 2015 Page: ii Contents 1 The Electrical and Computer Engineering
Electronic Engineering Technology Program Exit Examination as an ABET and Self-Assessment Tool
Electronic Engineering Technology Program Exit Examination as an ABET and Self-Assessment Tool Graham Thomas, Ph.D. Texas Southern University Shahryar Darayan, Ph.D. Texas Southern University Abstract
How To Make A Power Amplifier For A Mobile Phone
A PA for Mobile Terminals Supporting 9 Bands from 7 MHz to 2. GHz Multi-band PA Variable MN A PA for Mobile Terminals Supporting 9 Bands from 7 MHz to 2. GHz Commercially available mobile terminals currently
FPGA area allocation for parallel C applications
1 FPGA area allocation for parallel C applications Vlad-Mihai Sima, Elena Moscu Panainte, Koen Bertels Computer Engineering Faculty of Electrical Engineering, Mathematics and Computer Science Delft University
M.S. in Electrical Engineering
1 M.S. in Electrical Engineering Degree Requirements Bridge Program Students who have earned a Bachelor of Science in Engineering Technology (B.S.E.T.) degree, or who lack an appropriate background may
NATIONAL SUN YAT-SEN UNIVERSITY
NATIONAL SUN YAT-SEN UNIVERSITY Department of Electrical Engineering (Master s Degree, Doctoral Program Course, International Master's Program in Electric Power Engineering) Course Structure Course Structures
FPGA Design of Reconfigurable Binary Processor Using VLSI
ISSN (Online) : 2319-8753 ISSN (Print) : 2347-6710 International Journal of Innovative Research in Science, Engineering and Technology Volume 3, Special Issue 3, March 2014 2014 International Conference
ISSCC 2003 / SESSION 13 / 40Gb/s COMMUNICATION ICS / PAPER 13.7
ISSCC 2003 / SESSION 13 / 40Gb/s COMMUNICATION ICS / PAPER 13.7 13.7 A 40Gb/s Clock and Data Recovery Circuit in 0.18µm CMOS Technology Jri Lee, Behzad Razavi University of California, Los Angeles, CA
The mission of the School of Electronic and Computing Systems 3 is to provide:
BSCOMPE-COMP Computer Engineering Assessment Plan Missions and Outcomes Three mission statements are provided below for the University of Cincinnati, the College of Engineering and Applied Science, and
FACULTY OF POSTGRADUATESTUDIES Master of Science in Computer Engineering The Future University
FACULTY OF POSTGRADUATESTUDIES Master of Science in Computer Engineering The Future University 2 Table of Contents: Page I. Introduction 1 II. Philosophy of the Program 2 III. Aims of the Program 2 IV.
數 位 積 體 電 路 Digital Integrated Circuits
IEE5049 - Spring 2012 數 位 積 體 電 路 Digital Integrated Circuits Course Overview Professor Wei Hwang 黃 威 教 授 Department of Electronics Engineering National Chiao Tung University [email protected] Wei
Voice Dialer Speech Recognition Dialing IC
Speech Recognition Dialing IC Speaker Dependent IC for Voice Dialing Applications GENERAL DESCRIPTION The IC, from the Interactive Speech family of products, is an application specific standard product
Bipolar Transistor Amplifiers
Physics 3330 Experiment #7 Fall 2005 Bipolar Transistor Amplifiers Purpose The aim of this experiment is to construct a bipolar transistor amplifier with a voltage gain of minus 25. The amplifier must
SAMPLE CHAPTERS UNESCO EOLSS DIGITAL INSTRUMENTS. García J. and García D.F. University of Oviedo, Spain
DIGITAL INSTRUMENTS García J. and García D.F. University of Oviedo, Spain Keywords: analog-to-digital conversion, digital-to-analog conversion, data-acquisition systems, signal acquisition, signal conditioning,
Master of Science in Electrical and Computer Engineering
Master of Science in Electrical and Computer Engineering Administered by: Department of Electrical and Computer Engineering Program Description The Master of Science in electrical and computer engineering
J.W. Bruce. Curriculum Vitae (662) 325-1530 [email protected] EDUCATION
(662) 325-1530 [email protected] EDUCATION University of Nevada Las Vegas Las Vegas, Nevada Ph.D., Electrical Engineering 5/00 Course Emphases: Computer Engineering and Digital Signal Processing Dissertation:
Performance Comparison of an Algorithmic Current- Mode ADC Implemented using Different Current Comparators
Performance Comparison of an Algorithmic Current- Mode ADC Implemented using Different Current Comparators Veepsa Bhatia Indira Gandhi Delhi Technical University for Women Delhi, India Neeta Pandey Delhi
Curriculum Vitae. 01 August 1973, Gümüşhane, TURKEY. Phone : +90 352 4374901 / Ext.: 32230. : [email protected]
Curriculum Vitae Full Name: Date & Place of Birth: Office Contact: Dr. Recai KILIÇ 01 August 1973, Gümüşhane, TURKEY. Dept. of Electrical&Electronics Eng., Faculty of Engineering, Erciyes University, Kayseri,
AC 2009-2024: STUDENT OUTLOOK TOWARD MEDIA-BASED MODULES IN ELECTRONICS AND NETWORK ANALYSIS
AC 2009-2024: STUDENT OUTLOOK TOWARD MEDIA-BASED MODULES IN ELECTRONICS AND NETWORK ANALYSIS Jean-Claude Thomassian, State University of New York, Maritime College Dr. Jean-Claude Thomassian received his
Reconfigurable System-on-Chip Design
Reconfigurable System-on-Chip Design MITCHELL MYJAK Senior Research Engineer Pacific Northwest National Laboratory PNNL-SA-93202 31 January 2013 1 About Me Biography BSEE, University of Portland, 2002
SECOND YEAR. Major Subject 3 Thesis (EE 300) 3 Thesis (EE 300) 3 TOTAL 3 TOTAL 6. MASTER OF ENGINEERING IN ELECTRICAL ENGINEERING (MEng EE) FIRST YEAR
MASTER OF SCIENCE IN ELECTRICAL ENGINEERING (MS EE) FIRST YEAR Elective 3 Elective 3 Elective 3 Seminar Course (EE 296) 1 TOTAL 12 TOTAL 10 SECOND YEAR Major Subject 3 Thesis (EE 300) 3 Thesis (EE 300)
ENEE Electrical & Computer Engineering Summer 2015
This printed version of the Schedule of Classes is current as of 12/14/15 10:19 PM. ENEE Electrical & Computer Engineering Summer 2015 ENEE200 Social and Ethical Dimensions of Engineering Technology Credits:
Chapter 6: From Digital-to-Analog and Back Again
Chapter 6: From Digital-to-Analog and Back Again Overview Often the information you want to capture in an experiment originates in the laboratory as an analog voltage or a current. Sometimes you want to
design Synopsys and LANcity
Synopsys and LANcity LANcity Adopts Design Reuse with DesignWare to Bring Low-Cost, High-Speed Cable TV Modem to Consumer Market What does it take to redesign a commercial product for a highly-competitive
Undergraduate Major in Computer Science and Engineering
University of California, Irvine 2015-2016 1 Undergraduate Major in Computer Science and Engineering On This Page: Overview Admissions Requirements for the B.S. in Computer Science and Engineering Sample
Master of Science (Electrical Engineering) MS(EE)
Master of Science (Electrical Engineering) MS(EE) 1. Mission Statement: The mission of the Electrical Engineering Department is to provide quality education to prepare students who will play a significant
