Broadband Satellite Access
|
|
|
- Jessica Parker
- 10 years ago
- Views:
Transcription
1 Broadband Satellite Access
2 Agenda Introduction Market Dynamics Technology & Equipment Xilinx Solutions Summary Satellite Access 2
3 What is Broadband Satellite? Broadband Satellite technology uses a RF satellite link to provide subscribers with broadband Internet access Similar to the technology used in DirecttotheHome (DTH) video broadcast (DirecTV, Dish Network); can coexist Targets users in a location with poor or nonexistent terrestrial infrastructure Early oneway systems capable of up to 400 kbps download, but used 56 kbps analog modem for upload New twoway systems expected to perform at 1 Mbps download and 500 kbps upload typically Satellite Access 3
4 Benefits & Applications Benefits Highspeed, alwayson Internet connection Access for users in areas with nonexistent or poor terrestrial infrastructure Integrated with Directtothehome TV equipment Works well for broadcastoriented data traffic Applications High speed Internet access Multimedia, elearning, gaming Video on Demand VPN VoIP Satellite Access 4
5 Broadband Satellite Market
6 Drivers & Challenges Drivers Demand for highspeed internet in areas with poor or nonexistent terrestrial infrastructure Decreasing component costs Standardization for increased vendor interoperability Challenges Decreasing cost for equipment twoway terminals Latency needs to be improved Increasing capacity to mitigate shared bandwidth architecture Line of sight issues Satellite Access 6
7 Revenue Growth & Players Worldwide broadband satellite equipment market forecasted to grow from $300M in 2000 to $1.6B in 2007* Main Service and Equipment providers Hughes Electronics: DirecWay service Formerly DirecPC; provider of DirecTV Echostar Technologies: Starband service Provider of Dish Network * Pioneer Consulting Satellite Access 7
8 Technology & Equipment
9 Oneway Architecture Download Internet Satellite Access Service Provider Hub Station PSTN Upload Home User Home users dialup connection to upload data to the service provider s Hub station which forwards the request to the internet Requested data is broadcast back to home users via satellite Have fast download, but slow upload Sufficient for normal web surfing, downloading, video/audio streaming Satellite Access 9
10 Twoway Architecture Download Internet Satellite Access Service Provider Upload Home User Satellite transmission in both Download and Upload channels Download is a broadcast protocol and Upload is TDMAbased Much faster upload speeds compared to oneway architecture Good for applications like video conferencing (highbandwidth, twoway communication) Satellite Access 10
11 Standards Proprietary standards DSS: Hughes Network Systems (HNS) proprietary Open standard DVB consortium standard: DVB (ETS ) Recently proposed DVB Return Channel over Satellite (DVB RCS) as the standard for the return channel on newer twoway systems Satellite Access 11
12 Satellite Access Equipment Subscriber Side Ground Terminal Outdoor Unit (ODU) A small (~23 ft diameter), lowcost dish antenna with transmit and receive components placed at the focal point of the antenna Receives/sends data from/to the satellite in twoway systems Oneway systems use a dish for download direction only Needs to face the southern sky for proper transmission Indoor Unit (IDU) A Satellite Modem which serves as an interface between the ODU and customer equipment and controls satellite transmission Analog Modems are used in one way systems to upload subscriber data to the ISP via the PSTN Satellite Access 12
13 Satellite Access Equipment Service Provider Ground Station (Hub) Outdoor Unit Dish antenna (1536 feet) and transmit/receive operate similarly to subscriber terminals Indoor Unit (Access Server/Gateway) The equipment which demodulates an incoming signal from the ODU carrying IP packets and sends the packets to local network Traffic could be transported to the Internet, over a VoIP gateway to the PSTN, to a local cache, from a streaming server, etc. Network Management System (NMS) is the portion of the satellite server that manages the activity at the Hub Satellite Access 13
14 Satellite Access Equipment Spacecraft Highpower, Geostationary Earth Orbit (GEO) satellite located at 23,800 mi. above the equator and operating typically in the Kuband (1114 Ghz) and/or Kaband (2030 Ghz) Satellite Access 14
15 Xilinx Solutions
16 Xilinx The PLD Industry Leader Satellite Access 16
17 The Spartan3 Platform A New Class of Spartan FPGAs Satellite Access 17
18 World s Lowest Cost FPGAs Spartan3 Family Matrix Device XC3S50 XC3S200 XC3S400 XC3S1000 XC3S1500 XC3S2000 XC3S4000 XC3S5000 System Gates 50K 200K 400K 1000K 1500K 2000K 4000K 5000K Logic Cells 1,728 4,320 8,064 17,280 29,952 46,080 62,208 74,880 Block RAM Bits 216K 288K 432K 576K 720K 1,728K 1,872K Distributed RAM Bits 12K 30K 56K 120K 208K 320K 432K 520K Max Single Ended I/O Max Differential I/O Availability NOW 2H 03 2H 03 NOW 2H 03 2H 03 2H 03 2H 03 Volume Pricing < $20* < $100* 3 Devices Under $10* 1 Million Gates 391 I/Os Under $20* 4 Million Gates 712 I/Os Under $100* * Pricing for 2004, 250K units Satellite Access 18
19 Low Cost SpartanIIE FPGA Total Cost Management for Consumer Products Hardware software codevelopment Fewer engineering man hours No NRE charges No obsolete inventory Extend product life through design upgrades Satellite Access 19 Costoptimized silicon and packaging System features reduce discrete parts on boards Stock one part for many applications
20 Xilinx SpartanIIE Technology CL DLL IOB IOB IOB IOB IOB IOB DLL CL Differential I/O 400 Mbps LVDS Bus LVDS LVPECL DualPort 4Kbit BRAM Port B I O B I O B I O B I O B I O B I O B B R A M B R A M B R A M B R A M B R A M B R A M I O B I O B I O B I O B I O B I O B 2ns 2ns 2ns Tiles Fast, predictable interconnect Block RAM Up to 64Kbits 200 MHz CL DLL IOB IOB IOB IOB IOB IOB DLL CL System I/O TM 19 signaling standards Chip to Backplane Chip to Memory Chip to Chip CLKIN CLKFB RST CLK0 CLK90 CLK180 CLK270 CLK2X CLKDV LOCKED Delay Lock Loops 200+ MHz performance 4 DLLs in every device Deskew 4 system Clks Zerodelay clock conv. Satellite Access 20
21 Xilinx in Satellite Modems Quadrature Data from Tuner I Channel Q Channel Input Input ADC ADC Clock Generator DeInterleaver RAM USB Controller QPSK/BPSK Demodulator Viterbi Decoder Synch & DeInterleaver Reed Solomon Decoder Descrambler FIFO ODU Data Clock Tuner Interface I/O CPU System Interconnectivity RAM Flash RF In Decryption RAM MPEG Transport & A/V Video Encoder VIDEO MPEG A/V AUDIO Satellite Access 21
22 SpartanIIE Device Functions 32bit soft processor MicroBlaze Processor interface Control registers, watchdog timer Data buffering USB 2.0 controller interface Bus arbitration, FIFO control, DMA control 32bit CRC check for incoming packets PCI target interface Lets RISC chip take over host processor functions 10/100 MAC Used to interface Satellite gateway to the 10/100 local network Encryption AES, DES, 3DES Satellite Access 22
23 Soft Processor Solution Runs at 150Mhz, delivering 100 DMIPS and features Harvard style 32bit RISC architecture More than three times the DMIPS speed and half the density of the nearest competitor Full 32bit operands, 32bit data path and 32bit registers providing maximum performance Supports both onchip BlockRAM and/or external memory Designed with compatibility and reuse in mind Standard set of peripherals use the same CoreConnect OPB bus as the PowerPC Satellite Access 23
24 Block Diagram Address side LMB ILMB Instruction Bus Controller Machine Status Reg Program Counter Control Unit Instruction Buffer r3 1 r1 r0 Shift / Logical Register File 32 x 32bit Add / Subtract Multiply ply y Data Bus Controller Data Side LMB DLMB CoreConnec t OPB I/F IOPB OffChip Memory 04GB TM Watchdog Timer Interrupt Controller PROCESSOR General Purpose I/O UART PERIPHERALS Timer / Counters TM CoreConnect OPB I/F DOPB OffChip Memory 04GB Industry s fastest processing solution Satellite Access 24
25 MicroBlaze Features Processor Powerful 32bit RISC architecture Efficient Harvardstyle busses Efficient 3operand instruction word 100 DMIPS (Dhrystone 2.1) 32bit data path (nonmultiplexed) 32bit general purpose registers (32 registers) Fast operation 125MHz on VirtexII (5) FPGAs Minimal logic requirements uses less than 900 Logic Cells IBM CoreConnect bus for interconnect Peripheral set: UART, GPIO Timer/Counter Interrupt Controller Watchdog Timer External Flash and SRAM interface Arbiter 10/100 Ethernet MAC SPI IIC Internet Reconfigurable Logic (IRL) Allows change of hardware design remotely over any network Satellite Access 25
26 Satellite Hub Gateway Satellite Hub Gateway VOIP Switch PSTN Satellite Modem Ethernet MAC/PHY Router Internet Network Mgmt. Server Streaming Server Cache Satellite Access 26
27 Virtex4 Breakthrough Innovation: Embedded Hard IP Gbps RocketIO Transceivers 200,000 Logic Cells 500 MHz Xesium Differential Clocking AES Secure Chip Design Security 500 MHz BRAM with FIFO & ECC PowerPC Processor with APU 500 MHz XtremeDSP Slice 1 Gbps SelectIO with ChipSync 10/100/1000 Ethernet MAC Satellite Access 27
28 Multiple Platforms Endless Possibilities LX Platform Highest logic density & performance Logic Memory DCMs DSP Logic SX Platform Unrivaled DSP performance Memory DCMs DSP FX Platform Only FPGA with hard µp & serial transceivers Logic Memory DCMs DSP RocketIO PowerPC Enabled by the ASMBL Architecture Satellite Access 28
29 Satellite Access 29 Choice of 17 Devices , ,128 XC4VFX ,768 94,896 XC4VFX ,176 56,880 XC4VFX ,592 41,904 XC4VFX ,224 19,224 XC4VFX ,312 XC4VFX ,760 55,296 XC4VSX ,456 34,560 XC4VSX ,304 23,040 XC4VSX , ,448 XC4VLX , ,064 XC4VLX , ,592 XC4VLX ,600 80,640 XC4VLX ,880 59,904 XC4VLX ,728 41,472 XC4VLX ,296 24,192 XC4VLX ,824 XC4VLX15 RocketIO transceiver 10/100/ 1000 EMAC PowerPC XtremeDSP Slice SelectIO DCM Block RAM [Kb] Logic Cells Device
30 Satellite Access 30 VirtexII Pro FPGA Platform for Programmable Systems
31 VirtexII Series Expanded to Include VirtexII Pro FPGA VirtexII Logic, Routing, Features Up to 24, Gbps serial transceivers Satellite Access 31 Channel bonding, 8b/10b encoding Supports highspeed interfaces inc GbE, 10GbE (XAUI), PCI/PCIX, Infiniband, RapidIO, HyperTransport, FlexBus 3/4, POSPHY 3/4 Up to four IBM 405 PowerPC NOT TO SCALE Upward compatible, same design tools Embedded Multipliers, SelectIOUltra (with 840Mbps LVDS), DCI/XCITE, DCM 32bit RISC CPU: MHz The leading embedded CPU architecture in telecom & networking infrastructure IBM CoreConnect onchip bus
32 VirtexII Pro Enables Transition from Parallel to Serial I/Fs Reg OCK1 Reg OCK2 Reg OCK1 Reg OCK2 DDR mux 3State DDR mux Output IOB Input Reg ICK1 Reg ICK2 PAD SelectI/OUltra technology for parallel interfaces 25 I/O Standards XCITE Technology 840 Mbps LVDS Dedicated DDR Registers 78 MHz Gb Serial Transceiver Gb Serial Transceiver 78 MHz DDR FF P N IOB Rocket I/O MultiGigabit Serial Transceivers Up to Twenty Four Gbps transceivers Helps preserve investment in legacy designs Eases transition from parallel to serial technology Parallel interface designs will not go away Satellite Access 32
33 Satellite Access 33 The VirtexII Pro Family
34 VirtexII Platform FPGA The Winning Architecture #1 FPGA architecture 150 nm 8layer metal CMOS Advanced logic & routing Highest density in the industry Embedded Dual Port RAM Satellite Access 34 BlockRAM XtremeDSP multipliers DCM XCITE technology DCI SelectIOUltra Triple DES security IPImmersion technology
35 VirtexII Features 18 Bit 36 Bit BRAM Bit Impedance Controller Embedded DSP functionality up to 500 Billion MAC/s Embedded DualPort RAM for Data Buffering XCITE DigitallyControlled Impedance (DCI) for simpler PCB layout CLKIN CLK0 CLK90 CLKFB CLK180 CLK2X RST CLK270 DSSEN CLK2X180 PSINCDEC CLKDV CLKFX180 PSEN CLKFX PSCLK STATUS[7:0] LOCKED PSDONE clock signal control signal Digital Clock Management (DCM) Precise Clock Generation Delay (ps) XL LUTs Reached Virtex VirtexII Φαστεστ ΦΠΓΑ ον τηε Πλανετ Active Interconnect Technology with a 300 MHz System Clock SelectIO 25 IO types including 840 Mbps LVDS Satellite Access 35
36 Supporting Legacy & Evolving System Interfaces QDR SRAM NoBL/ZBT SRAM SDR/DDR SDRAM FCRAM Sigma RAM RLDRAM CAMs PCI 32/64 10/100 Ethernet (MII) Proprietary Xilinx VirtexII Pro FPGAs Serial RapidIO Infiniband 3GIO/Arapahoe Fibre Channel 10 Gbit Ethernet (XAUI) RapidIO POSPHY L3/L4 FlexBus 3/4 CSIX HyperTransport SPI4 Phase1, Phase2 Gigabit Ethernet GMII 10 Gbit Ethernet (XGMII) 840Mbps LVDS Proprietary Satellite Access 36
37 Optical Networking Related Soft IP Available Today Networking / Telecom 1/10Gb Ethernet MACs XAUI, XGMII 10/100 Mbps Ethernet MACs T1/E1 Framer/Deframer UTOPIA Level2/3 PHYATM Network Classification Processor (2.5Gbps) HDLC Controller 8b/10b Encoder Decoder Cell Assembler/Delineation CRC10/32 Generator/Verifier ADPCM channels 32bit Xilinx Soft Processor: MicroBlaze 8/16bit Microcontrollers SystemIO Interfaces RapidIO PCIX 64bit / 100 MHz PCI 32/33, PCI 64/66 SPI3, SPI4 P1/P2, FlexBus 3/4, POS PHY L3/L4, SFI4 CSIX, HyperTransport, 3GIO, Fibre Channel, Infiniband HighSpeed Memory Interfaces SRAM ZBT, QDR DDR SDRAM CAM Encryption AES, DES, Triple DES Satellite Access 37
38 Summary Satellite Internet Access is a growing segment of the larger Broadband Access market Is considered a niche market compared to DSL and Cable Access, but still significant Xilinx provides Silicon and IP solutions for Satellite Broadband equipment at the SP and Customer Premises Spartan IIE series of FPGAs is a solution for designs requiring low cost and high volume, e.g. modem VirtexII & VirtexII Pro are solutions for highend designs requiring highest density and performance, e.g. gateway Suite of IP for Networking, System & Memory I/F, Processing Satellite Access 38
Digital Subscriber Line (xdsl)
Digital Subscriber Line (xdsl) xdsl Agenda Introduction Benefits & Applications Market Dynamics Technology & Equipment Xilinx Solutions Summary xdsl 2 Introduction Broadband Access High speed connection
7a. System-on-chip design and prototyping platforms
7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit
All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule
All Programmable Logic Hans-Joachim Gelke Institute of Embedded Systems Institute of Embedded Systems 31 Assistants 10 Professors 7 Technical Employees 2 Secretaries www.ines.zhaw.ch Research: Education:
Arquitectura Virtex. Delay-Locked Loop (DLL)
Arquitectura Virtex Compuesta de dos elementos principales configurables : CLBs y IOBs. Los CLBs se interconectan a través de una matriz general de routeado (GRM). Posse una intefaz VersaRing que proporciona
Open Flow Controller and Switch Datasheet
Open Flow Controller and Switch Datasheet California State University Chico Alan Braithwaite Spring 2013 Block Diagram Figure 1. High Level Block Diagram The project will consist of a network development
Using FPGAs to Design Gigabit Serial Backplanes. April 17, 2002
Using FPGAs to Design Gigabit Serial Backplanes April 17, 2002 Outline System Design Trends Serial Backplanes Architectures Building Serial Backplanes with FPGAs A1-2 Key System Design Trends Need for.
Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor
Von der Hardware zur Software in FPGAs mit Embedded Prozessoren Alexander Hahn Senior Field Application Engineer Lattice Semiconductor AGENDA Overview Mico32 Embedded Processor Development Tool Chain HW/SW
Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah
(DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de [email protected] NIOS II 1 1 What is Nios II? Altera s Second Generation
Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen. Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik
Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik Contents Überblick: Aufbau moderner FPGA Einblick: Eigenschaften
System Considerations
System Considerations Interfacing Performance Power Size Ease-of Use Programming Interfacing Debugging Cost Device cost System cost Development cost Time to market Integration Peripherals Different Needs?
Design of a High Speed Communications Link Using Field Programmable Gate Arrays
Customer-Authored Application Note AC103 Design of a High Speed Communications Link Using Field Programmable Gate Arrays Amy Lovelace, Technical Staff Engineer Alcatel Network Systems Introduction A communication
White Paper Increase Flexibility in Layer 2 Switches by Integrating Ethernet ASSP Functions Into FPGAs
White Paper Increase Flexibility in Layer 2 es by Integrating Ethernet ASSP Functions Into FPGAs Introduction A Layer 2 Ethernet switch connects multiple Ethernet LAN segments. Because each port on the
Cloud-Based Apps Drive the Need for Frequency-Flexible Clock Generators in Converged Data Center Networks
Cloud-Based Apps Drive the Need for Frequency-Flexible Generators in Converged Data Center Networks Introduction By Phil Callahan, Senior Marketing Manager, Timing Products, Silicon Labs Skyrocketing network
High Speed and Voice over I.P September 1, 2005
If your property is setup with high-speed Internet access, you can incur big savings on your outgoing calls by using Voice over I.P. services to replace your local telephone and/or long distance service.
Chapter 13. PIC Family Microcontroller
Chapter 13 PIC Family Microcontroller Lesson 01 PIC Characteristics and Examples PIC microcontroller characteristics Power-on reset Brown out reset Simplified instruction set High speed execution Up to
Chapter 9 Communications and Networks
Chapter 9 Communications and Networks Chapter 9 Objectives Discuss the components required for successful communications Identify various sending and receiving devices Explain the purpose of communications
Building Blocks for Rapid Communication System Development
White Paper Introduction The explosive growth of the Internet has placed huge demands on the communications industry to rapidly develop and deploy new products that support a wide array of protocols with
Reconfigurable System-on-Chip Design
Reconfigurable System-on-Chip Design MITCHELL MYJAK Senior Research Engineer Pacific Northwest National Laboratory PNNL-SA-93202 31 January 2013 1 About Me Biography BSEE, University of Portland, 2002
Networks 2. Gabriela Ochoa. 2014 University of Stirling CSCU9B1 Essential Skills for the Information Age. Content
Networks 2 Gabriela Ochoa Lecture Networks 2/Slide 1 Content How is Internet connected? Internet backbone Internet service providers (ISP) How to connect a home computer to the Internet? How do networks
10 Gigabit Ethernet: Scaling across LAN, MAN, WAN
Arasan Chip Systems Inc. White Paper 10 Gigabit Ethernet: Scaling across LAN, MAN, WAN By Dennis McCarty March 2011 Overview Ethernet is one of the few protocols that has increased its bandwidth, while
Chapter 9A. Network Definition. The Uses of a Network. Network Basics
Chapter 9A Network Basics 1 Network Definition Set of technologies that connects computers Allows communication and collaboration between users 2 The Uses of a Network Simultaneous access to data Data
AGIPD Interface Electronic Prototyping
AGIPD Interface Electronic Prototyping P.Goettlicher I. Sheviakov M. Zimmer - Hardware Setup, Measurements - ADC (AD9252 14bit x 8ch x 50msps ) readout - Custom 10G Ethernet performance - Conclusions Test
Chapter 5. Data Communication And Internet Technology
Chapter 5 Data Communication And Internet Technology Purpose Understand the fundamental networking concepts Agenda Network Concepts Communication Protocol TCP/IP-OSI Architecture Network Types LAN WAN
CTS2134 Introduction to Networking. Module 07: Wide Area Networks
CTS2134 Introduction to Networking Module 07: Wide Area Networks WAN cloud Central Office (CO) Local loop WAN components Demarcation point (demarc) Consumer Premises Equipment (CPE) Channel Service Unit/Data
System on Chip Platform Based on OpenCores for Telecommunication Applications
System on Chip Platform Based on OpenCores for Telecommunication Applications N. Izeboudjen, K. Kaci, S. Titri, L. Sahli, D. Lazib, F. Louiz, M. Bengherabi, *N. Idirene Centre de Développement des Technologies
7 Series FPGA Overview
7 Series FPGA Overview 7 Series FPGA Families Maximum Capability Lowest Power and Cost Industry s Best Price/Performance Industry s Highest System Performance Logic Cells Block RAM DSP Slices Peak DSP
Getting the most TCP/IP from your Embedded Processor
Getting the most TCP/IP from your Embedded Processor Overview Introduction to TCP/IP Protocol Suite Embedded TCP/IP Applications TCP Termination Challenges TCP Acceleration Techniques 2 Getting the most
What is a System on a Chip?
What is a System on a Chip? Integration of a complete system, that until recently consisted of multiple ICs, onto a single IC. CPU PCI DSP SRAM ROM MPEG SoC DRAM System Chips Why? Characteristics: Complex
PCI Express* Ethernet Networking
White Paper Intel PRO Network Adapters Network Performance Network Connectivity Express* Ethernet Networking Express*, a new third-generation input/output (I/O) standard, allows enhanced Ethernet network
Kirchhoff Institute for Physics Heidelberg
Kirchhoff Institute for Physics Heidelberg Norbert Abel FPGA: (re-)configuration and embedded Linux 1 Linux Front-end electronics based on ADC and digital signal processing Slow control implemented as
PCI Express Overview. And, by the way, they need to do it in less time.
PCI Express Overview Introduction This paper is intended to introduce design engineers, system architects and business managers to the PCI Express protocol and how this interconnect technology fits into
Cut Network Security Cost in Half Using the Intel EP80579 Integrated Processor for entry-to mid-level VPN
Cut Network Security Cost in Half Using the Intel EP80579 Integrated Processor for entry-to mid-level VPN By Paul Stevens, Advantech Network security has become a concern not only for large businesses,
Am186ER/Am188ER AMD Continues 16-bit Innovation
Am186ER/Am188ER AMD Continues 16-bit Innovation 386-Class Performance, Enhanced System Integration, and Built-in SRAM Problem with External RAM All embedded systems require RAM Low density SRAM moving
ZigBee Technology Overview
ZigBee Technology Overview Presented by Silicon Laboratories Shaoxian Luo 1 EM351 & EM357 introduction EM358x Family introduction 2 EM351 & EM357 3 Ember ZigBee Platform Complete, ready for certification
Computer Systems Structure Input/Output
Computer Systems Structure Input/Output Peripherals Computer Central Processing Unit Main Memory Computer Systems Interconnection Communication lines Input Output Ward 1 Ward 2 Examples of I/O Devices
SOLVING HIGH-SPEED MEMORY INTERFACE CHALLENGES WITH LOW-COST FPGAS
SOLVING HIGH-SPEED MEMORY INTERFACE CHALLENGES WITH LOW-COST FPGAS A Lattice Semiconductor White Paper May 2005 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503)
Figure 1.Block diagram of inventory management system using Proximity sensors.
Volume 1, Special Issue, March 2015 Impact Factor: 1036, Science Central Value: 2654 Inventory Management System Using Proximity ensors 1)Jyoti KMuluk 2)Pallavi H Shinde3) Shashank VShinde 4)Prof VRYadav
STM32 F-2 series High-performance Cortex-M3 MCUs
STM32 F-2 series High-performance Cortex-M3 MCUs STMicroelectronics 32-bit microcontrollers, 120 MHz/150 DMIPS with ART Accelerator TM and advanced peripherals www.st.com/mcu STM32 F-2 series The STM32
Lesson 7: SYSTEM-ON. SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY. Chapter-1L07: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education
Lesson 7: SYSTEM-ON ON-CHIP (SoC( SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY 1 VLSI chip Integration of high-level components Possess gate-level sophistication in circuits above that of the counter,
C20.0001 Information Systems for Managers Fall 1999
New York University, Leonard N. Stern School of Business C20.0001 Information Systems for Managers Fall 1999 Networking Fundamentals A network comprises two or more computers that have been connected in
ADSL or Asymmetric Digital Subscriber Line. Backbone. Bandwidth. Bit. Bits Per Second or bps
ADSL or Asymmetric Digital Subscriber Line Backbone Bandwidth Bit Commonly called DSL. Technology and equipment that allow high-speed communication across standard copper telephone wires. This can include
Getting Started with Embedded System Development using MicroBlaze processor & Spartan-3A FPGAs. MicroBlaze
Getting Started with Embedded System Development using MicroBlaze processor & Spartan-3A FPGAs This tutorial is an introduction to Embedded System development with the MicroBlaze soft processor and low
Network connectivity controllers
Network connectivity controllers High performance connectivity solutions Factory Automation The hostile environment of many factories can have a significant impact on the life expectancy of PCs, and industrially
Cable Modems. Definition. Overview. Topics. 1. How Cable Modems Work
Cable Modems Definition Cable modems are devices that allow high-speed access to the Internet via a cable television network. While similar in some respects to a traditional analog modem, a cable modem
10 Gigabit Ethernet MAC Core for Altera CPLDs. 1 Introduction. Product Brief Version 1.4 - February 2002
1 Introduction Initially, network managers use 10 Gigabit Ethernet to provide high-speed, local backbone interconnection between large-capacity switches. 10 Gigabit Ethernet enables Internet Service Providers
Computer Organization & Architecture Lecture #19
Computer Organization & Architecture Lecture #19 Input/Output The computer system s I/O architecture is its interface to the outside world. This architecture is designed to provide a systematic means of
System Design Issues in Embedded Processing
System Design Issues in Embedded Processing 9/16/10 Jacob Borgeson 1 Agenda What does TI do? From MCU to MPU to DSP: What are some trends? Design Challenges Tools to Help 2 TI - the complete system The
Wideband: Delivering the Connected Life
White Paper Wideband: Delivering the Connected Life Subscribers are increasingly demanding many services to many screens. They want the convenience of having services available anytime, anywhere, and on
Discovering Computers 2008. Chapter 9 Communications and Networks
Discovering Computers 2008 Chapter 9 Communications and Networks Chapter 9 Objectives Discuss the the components required for for successful communications Identify various sending and receiving devices
PCI Technology Overview
PCI Technology Overview February 2003 February 2003 Page 1 Agenda History and Industry Involvement Technology Information Conventional PCI PCI-X 1.0 2.0 PCI Express Other Digi Products in PCI/PCI-X environments
System-on-a-Chip with Security Modules for Network Home Electric Appliances
System-on-a-Chip with Security Modules for Network Home Electric Appliances V Hiroyuki Fujiyama (Manuscript received November 29, 2005) Home electric appliances connected to the Internet and other networks
Wireless Microcontrollers for Environment Management, Asset Tracking and Consumer. October 2009
Wireless Microcontrollers for Environment Management, Asset Tracking and Consumer October 2009 Jennic highlights Jennic is a fabless semiconductor company providing Wireless Microcontrollers to high-growth
PCI Express: Interconnect of the future
PCI Express: Interconnect of the future There are many recent technologies that have signalled a shift in the way data is sent within a desktop computer in order to increase speed and efficiency. Universal
Chapter 1 Lesson 3 Hardware Elements in the Embedded Systems. 2008 Chapter-1L03: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education
Chapter 1 Lesson 3 Hardware Elements in the Embedded Systems 1 Typical Embedded System Hardware units 2 Basic Circuit Elements at the System 3 (i) Power Source 1. System own supply with separate supply
FPGAs in Next Generation Wireless Networks
FPGAs in Next Generation Wireless Networks March 2010 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 FPGAs in Next Generation
Chapter 5 Cubix XP4 Blade Server
Chapter 5 Cubix XP4 Blade Server Introduction Cubix designed the XP4 Blade Server to fit inside a BladeStation enclosure. The Blade Server features one or two Intel Pentium 4 Xeon processors, the Intel
Satellite Basics. Benefits of Satellite
Satellite Basics Benefits of Satellite People need access to enterprise-class, high-speed voice, video and data applications wherever they happen to be. Satellite connectivity has the power to drive communications
Local-Area Network -LAN
Computer Networks A group of two or more computer systems linked together. There are many [types] of computer networks: Peer To Peer (workgroups) The computers are connected by a network, however, there
SABRE Lite Development Kit
SABRE Lite Development Kit Freescale i.mx 6Quad ARM Cortex A9 processor at 1GHz per core 1GByte of 64-bit wide DDR3 @ 532MHz UART, USB, Ethernet, CAN, SATA, SD, JTAG, I2C Three Display Ports (RGB, LVDS
Networking Virtualization Using FPGAs
Networking Virtualization Using FPGAs Russell Tessier, Deepak Unnikrishnan, Dong Yin, and Lixin Gao Reconfigurable Computing Group Department of Electrical and Computer Engineering University of Massachusetts,
High-Speed SERDES Interfaces In High Value FPGAs
High-Speed SERDES Interfaces In High Value FPGAs February 2009 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 High-Speed SERDES
PCI Express Impact on Storage Architectures and Future Data Centers. Ron Emerick, Oracle Corporation
PCI Express Impact on Storage Architectures and Future Data Centers Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies
Ethernet Passive Optical Networks EPON
Ethernet Passive Optical Networks EPON IEEE 802.3 Ethernet in the First Mile Study Group January 8-9, 2001, Irvine, CA Gerry Pesavento Alloptic, Inc. Tel 925-245-7647 Email [email protected]
SDLC Controller. Documentation. Design File Formats. Verification
January 15, 2004 Product Specification 11 Stonewall Court Woodcliff Lake, NJ 07677 USA Phone: +1-201-391-8300 Fax: +1-201-391-8694 E-mail: [email protected] URL: www.cast-inc.com Features AllianceCORE
Driving SERDES Devices with the ispclock5400d Differential Clock Buffer
October 2009 Introduction Application Note AN6081 In this application note we focus on how the ispclock 5406D and a low-cost CMOS oscillator can be utilized to drive the reference clock for SERDES-based
基 於 SDN 與 可 程 式 化 硬 體 架 構 之 雲 端 網 路 系 統 交 換 器
基 於 SDN 與 可 程 式 化 硬 體 架 構 之 雲 端 網 路 系 統 交 換 器 楊 竹 星 教 授 國 立 成 功 大 學 電 機 工 程 學 系 Outline Introduction OpenFlow NetFPGA OpenFlow Switch on NetFPGA Development Cases Conclusion 2 Introduction With the proposal
4. H.323 Components. VOIP, Version 1.6e T.O.P. BusinessInteractive GmbH Page 1 of 19
4. H.323 Components VOIP, Version 1.6e T.O.P. BusinessInteractive GmbH Page 1 of 19 4.1 H.323 Terminals (1/2)...3 4.1 H.323 Terminals (2/2)...4 4.1.1 The software IP phone (1/2)...5 4.1.1 The software
Gigabit Ethernet Design
Gigabit Ethernet Design Laura Jeanne Knapp Network Consultant 1-919-254-8801 [email protected] www.lauraknapp.com Tom Hadley Network Consultant 1-919-301-3052 [email protected] HSEdes_ 010 ed and
Pre-tested System-on-Chip Design. Accelerates PLD Development
Pre-tested System-on-Chip Design Accelerates PLD Development March 2010 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 Pre-tested
Leased Line + Remote Dial-in connectivity
Leased Line + Remote Dial-in connectivity Client: One of the TELCO offices in a Southern state. The customer wanted to establish WAN Connectivity between central location and 10 remote locations. The customer
Computer Networks. Definition of LAN. Connection of Network. Key Points of LAN. Lecture 06 Connecting Networks
Computer Networks Lecture 06 Connecting Networks Kuang-hua Chen Department of Library and Information Science National Taiwan University Local Area Networks (LAN) 5 kilometer IEEE 802.3 Ethernet IEEE 802.4
AMC13 T1 Rev 2 Preliminary Design Review. E. Hazen Boston University. 2012-10-30 E. Hazen - AMC13 T1 V2 1
13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University 2012-10-30 E. Hazen - 13 T1 V2 1 Scope of this Review Background: 13 T1 board is being revised to support 10 GbE per request from CDAQ group
The Motherboard Chapter #5
The Motherboard Chapter #5 Amy Hissom Key Terms Advanced Transfer Cache (ATC) A type of L2 cache contained within the Pentium processor housing that is embedded on the same core processor die as the CPU
Introduction Page 2. Understanding Bandwidth Units Page 3. Internet Bandwidth V/s Download Speed Page 4. Optimum Utilization of Bandwidth Page 8
INDEX Introduction Page 2 Understanding Bandwidth Units Page 3 Internet Bandwidth V/s Download Speed Page 4 Factors Affecting Download Speed Page 5-7 Optimum Utilization of Bandwidth Page 8 Conclusion
Xilinx 7 Series FPGA Power Benchmark Design Summary May 2015
Xilinx 7 Series FPGA Power Benchmark Design Summary May 15 Application-centric Benchmarking Process 1G Packet Processor OTN Muxponder ASIC Emulation Wireless Radio & Satellite Modem Edge QAM AVB Switcher
Seeking Opportunities for Hardware Acceleration in Big Data Analytics
Seeking Opportunities for Hardware Acceleration in Big Data Analytics Paul Chow High-Performance Reconfigurable Computing Group Department of Electrical and Computer Engineering University of Toronto Who
Smart LNB. White Paper. May 2014
Smart LNB White Paper May 2014 This document contains information proprietary to Ayecka Communication Systems Ltd. and may not be reproduced in whole or in part without the express written consent of Ayecka
Tyrant: A High Performance Storage over IP Switch Engine
Tyrant: A High Performance Storage over IP Switch Engine Stuart Oberman, Rodney Mullendore, Kamran Malik, Anil Mehta, Keith Schakel, Michael Ogrinc, Dane Mrazek Hot Chips 13, August 2001 1 Background:
Any-Rate Precision Clocks
Any-Rate Precision Clocks Wireline Market Overview Analog Modems Large installed base and growth in embedded applications Voice Transition to VoIP to reduce service provider cost-of-ownership Timing Large,
White Paper: Voice Over IP Networks
FREE FREE One One Hour Hour VoIPonline VoIPonline Seminar TM Seminar TM For additional information contact: Terry Shugart - [email protected] http://www.analogic.com/cti TEL: 978-977-3000 FAX: 978-977-6813
Getting Broadband. FCC Consumer Facts. What Is Broadband?
Getting Broadband FCC Consumer Facts What Is Broadband? Broadband or high-speed Internet access allows users to access the Internet and Internetrelated services at significantly higher speeds than those
Sockets vs. RDMA Interface over 10-Gigabit Networks: An In-depth Analysis of the Memory Traffic Bottleneck
Sockets vs. RDMA Interface over 1-Gigabit Networks: An In-depth Analysis of the Memory Traffic Bottleneck Pavan Balaji Hemal V. Shah D. K. Panda Network Based Computing Lab Computer Science and Engineering
The Bus (PCI and PCI-Express)
4 Jan, 2008 The Bus (PCI and PCI-Express) The CPU, memory, disks, and all the other devices in a computer have to be able to communicate and exchange data. The technology that connects them is called the
Reconfigurable Computing. Reconfigurable Architectures. Chapter 3.2
Reconfigurable Architectures Chapter 3.2 Prof. Dr.-Ing. Jürgen Teich Lehrstuhl für Hardware-Software-Co-Design Coarse-Grained Reconfigurable Devices Recall: 1. Brief Historically development (Estrin Fix-Plus
Logical Operations. Control Unit. Contents. Arithmetic Operations. Objectives. The Central Processing Unit: Arithmetic / Logic Unit.
Objectives The Central Processing Unit: What Goes on Inside the Computer Chapter 4 Identify the components of the central processing unit and how they work together and interact with memory Describe how
CoProcessor Design for Crypto- Applications using Hyperelliptic Curve Cryptography
CoProcessor Design for Crypto- Applications using Hyperelliptic Curve Cryptography 28. Februar 2008 Alexander Klimm, Oliver Sander, Jürgen Becker Institut für Technik der Informationsverarbeitung Sylvain
Qsys and IP Core Integration
Qsys and IP Core Integration Prof. David Lariviere Columbia University Spring 2014 Overview What are IP Cores? Altera Design Tools for using and integrating IP Cores Overview of various IP Core Interconnect
AP-GSS1500 TM 256Ch GSM SIM Server High Performance GSM SIM Server Solution
AP-GSS1500 TM 256Ch GSM SIM Server High Performance GSM SIM Server Solution www.addpac.com AddPac Technology 2013, Sales and Marketing Contents Product Overview Hardware Specification SIM Bank Module Specification
Elettronica dei Sistemi Digitali Costantino Giaconia SERIAL I/O COMMON PROTOCOLS
SERIAL I/O COMMON PROTOCOLS RS-232 Fundamentals What is RS-232 RS-232 is a popular communications interface for connecting modems and data acquisition devices (i.e. GPS receivers, electronic balances,
Broadband Primer. A Guide to High Speed Internet Technologies. Indiana Office of Utility Consumer Counselor
Broadband Primer A Guide to High Speed Internet Technologies Indiana Office of Utility Consumer Counselor 100 N. Senate Av., Room N501 Indianapolis, IN 46204-2215 www.openlines.in.gov toll-free: 1-888-441-2494
Satellite Services for Internet Access in Rural Areas 1
Satellite Services for Internet Access in Rural Areas 1 Hans Kruse McClure School of Communication Systems Management Ohio University [email protected] Executive Summary This report examines the use of direct
8 Gbps CMOS interface for parallel fiber-optic interconnects
8 Gbps CMOS interface for parallel fiberoptic interconnects Barton Sano, Bindu Madhavan and A. F. J. Levi Department of Electrical Engineering University of Southern California Los Angeles, California
HANIC 100G: Hardware accelerator for 100 Gbps network traffic monitoring
CESNET Technical Report 2/2014 HANIC 100G: Hardware accelerator for 100 Gbps network traffic monitoring VIKTOR PUš, LUKÁš KEKELY, MARTIN ŠPINLER, VÁCLAV HUMMEL, JAN PALIČKA Received 3. 10. 2014 Abstract
For the purpose of setting up a home network, all you need to worry about are two major categories of components:
Access Points, Routers, and Hubs In the first lesson, you learned about the world of wireless standards -- what frequencies are used, distances involved, and other general topics. In this lesson, you learn
