Key ADC Specifications
|
|
|
- Clyde Morton
- 7 years ago
- Views:
Transcription
1 Key Parameters
2 Key ADC Specifications Static Specifications Offset / Full-scale / Gain Differential Non-linearity (DNL) / Integral Non-linearity (INL) No Missing Codes Dynamic Specifications Signal to Noise Ration (SNR) Spurious Free Dynamic Range (SFDR) Total Harmonic Distortion (THD) / SIgnal to Noise And Distortion (SINAD) Effective Number Of Bits (ENOB) 2
3 Key DAC Specifications Static Specifications Zero-Code / Offset / Full-scale / Gain Differential Non-linearity (DNL) / Integral Non-linearity (INL) Monotonicity Dynamic Specifications Glitch impulse Settling time Update rate 3
4 Offset Error Offset error is the difference in voltage between the ideal first code transition and the actual code transition of an ADC, respectively the difference to the reference at code 000xxx in case of a DAC FS Ideal Analog Output Voltage 3/4 FS 1/2 FS Positive Offset error 1/4 FS Digital Input Code 4
5 Gain Error (Full Scale Error) Gain Error = Full-scale Error - Offset Error FS Ideal Positive Gain error 3/4 FS Analog Output Voltage 1/2 FS 1/4 FS Negative Gain error Digital Input Code 5
6 Differential Nonlinearity (DNL): A DNL error beyond +/-1LSB can cause missing codes in an ADC or Non-Monotonic behavior of a DAC.. FS 3/4 FS Analog Output Voltage 1/2 FS 1/4 FS Ideal Digital Input Code 6
7 DAC Monotonicity Analog Output Voltage FS 3/4 FS 1/2 FS Non-monotonic Non-monotonic DAC s are not appropriate for control loop Applications! 1/4 FS Ideal DNL < Digital Input Code 7
8 Integral Nonlinearity INL An INL error is the maximum deviation of a transition point from the corresponding point of the ideal transfer curve, with the measured offset and gain errors zeroed. FS Analog Output Voltage 3/4 FS 1/2 FS Positive INL error 1/4 FS Ideal Digital Input Code 8
9 AC Applications Six popular specifications for quantifying ADC dynamic performance are: SINAD (signal-to-noise-and-distortion ratio), ENOB (effective number of bits), SNR (signal-to-noise ratio), THD (total harmonic distortion), THD + N (total harmonic distortion plus noise), SFDR (spurious free dynamic range). 9
10 Spurious-Free Dynamic Range (SFDR) SFDR = ratio RMS value of the signal to RMS value of worst spur 10
11 Signal-to-Noise Ratio (SNR) SNR db = 20log 10 [ rms] [ rms] value of Fs input value of quantization noise F s INPUT = v q2 2 N () t = sin( 2πft) RMS Value of FSinewave = s q2 N 2 2 RMS Value of Quantization Noise SNR = 6.02N + 1, 76dB = q 12 11
12 THD and THD+N Total harmonic distortion (plus noise): power ratio of single tone vs. sum of harmonics THD+N includes Noise as well THD + N = 20log 10 ( A + A + K+ A Noise ) HD n Afin[ rms] [ rms] HD [ rms] HD [ rms] [ rms] 12
13 Signal-to-Noise and Distortion Ratio (SINAD) and ENOB SINAD = ratio of RMS signal vs. mean of the root-sum-squares (RSS) of all other spectral components ENOB is calculated from SINAD ENOB = (SINAD ) 13
14 dbc vs dbfs dbc measurement made relative to the carrier power dbfs measurement made relative to the converter s Full Scale full scale is 0dBFS, but it is common to use -1dBFS, allowing some headroom in case there is noise or a slight DC shift 14
15 ADC Clock Rates ADC clock rates: usually specified as xsps analog input frequency: specified in Hz But, xsps is still xhz 100MSPS = 100MHz clock 1GSPS = 1GHz clock 100kSPS = 100 khz clock. 15
16 Settling Time Determines Bandwidth Final Value Settling Time, Output Initial Value DEAD TIME SLEW TIME RECOVERY TIME LINEAR SETTLING TIME Settling Time, Input-to-Output 16
17 Settling Time vs. Update Rate Settling time: the time the output takes to reach the final state usually given in a unit of time. Update Rate: the speed of the interface usually given in a unit of frequency, Hz or SPS Settling time should be shorter than the period time, otherwise dynamic performance suffers, in particular at full-scale-swings 17
18 Glitch Impulse Defined Voltage (V) Glitch-impulse Area, G 2 Voltage (V) Glitch-impulse Area, G 1 Code: 7FFF Code: 8000 Code: 7FFF Code: 8000 Glitch-impulse Area, G 1 time (s) time (s) Glitch-impulse = G 2 G 1 Glitch-impulse = G 1 a.) b.) 18
b 1 is the most significant bit (MSB) The MSB is the bit that has the most (largest) influence on the analog output
CMOS Analog IC Design - Chapter 10 Page 10.0-5 BLOCK DIAGRAM OF A DIGITAL-ANALOG CONVERTER b 1 is the most significant bit (MSB) The MSB is the bit that has the most (largest) influence on the analog output
ABCs of ADCs. Analog-to-Digital Converter Basics. Nicholas Gray Data Conversion Systems Staff Applications Engineer
ABCs of ADCs Analog-to-Digital Converter Basics Nicholas Gray Data Conversion Systems Staff Applications Engineer November 24, 2003 Corrected August 13, 2004 Additional Corrections June 27, 2006 1 Agenda
AVR127: Understanding ADC Parameters. Introduction. Features. Atmel 8-bit and 32-bit Microcontrollers APPLICATION NOTE
Atmel 8-bit and 32-bit Microcontrollers AVR127: Understanding ADC Parameters APPLICATION NOTE Introduction This application note explains the basic concepts of analog-to-digital converter (ADC) and the
Dithering in Analog-to-digital Conversion
Application Note 1. Introduction 2. What is Dither High-speed ADCs today offer higher dynamic performances and every effort is made to push these state-of-the art performances through design improvements
The Good, the Bad, and the Ugly Aspects of ADC Input Noise Is No Noise Good Noise? by Walt Kester
INTRODUCTION The Good, the Bad, and the Ugly Aspects of ADC Input Noise Is No Noise Good Noise? by Walt Kester MT-004 TUTORIAL All analog-to-digital converters (ADCs) have a certain amount of "input-referred
ANALOG-DIGITAL CONVERSION
TESTING DATA CONVERTERS ANALOG-DIGITAL CONVERSION 1. Data Converter History 2. Fundamentals of Sampled Data Systems 3. Data Converter Architectures 4. Data Converter Process Technology 5. Testing Data
Multi-Carrier GSM with State of the Art ADC technology
Multi-Carrier GSM with State of the Art ADC technology Analog Devices, October 2002 revised August 29, 2005, May 1, 2006, May 10, 2006, November 30, 2006, June 19, 2007, October 3, 2007, November 12, 2007
H Op Amp History 1 Op Amp Basics 2 Specialty Amplifiers 3 Using Op Amps with Data Converters
USING OP AMPS WITH DATA CONVERTERS H Op Amp History 1 Op Amp Basics 2 Specialty Amplifiers 3 Using Op Amps with Data Converters 1 Introduction 2 ADC/DAC Specifications 3 Driving ADC Inputs 4 Driving ADC/DAC
The Effective Number of Bits (ENOB) of my R&S Digital Oscilloscope Technical Paper
The Effective Number of Bits (ENOB) of my R&S Digital Oscilloscope Technical Paper Products: R&S RTO1012 R&S RTO1014 R&S RTO1022 R&S RTO1024 This technical paper provides an introduction to the signal
Analog-to-Digital Converter Testing
Analog-to-Digital Converter Testing Kent H. Lundberg Analog-to-digital converters are essential building blocks in modern electronic systems. They form the critical link between front-end analog transducers
MICROPHONE SPECIFICATIONS EXPLAINED
Application Note AN-1112 MICROPHONE SPECIFICATIONS EXPLAINED INTRODUCTION A MEMS microphone IC is unique among InvenSense, Inc., products in that its input is an acoustic pressure wave. For this reason,
Taking the Mystery out of the Infamous Formula, "SNR = 6.02N + 1.76dB," and Why You Should Care. by Walt Kester
ITRODUCTIO Taking the Mystery out of the Infamous Formula, "SR = 6.0 + 1.76dB," and Why You Should Care by Walt Kester MT-001 TUTORIAL You don't have to deal with ADCs or DACs for long before running across
1995 Mixed-Signal Products SLAA013
Application Report 995 Mixed-Signal Products SLAA03 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service
12-Bit, 4-Channel Parallel Output Sampling ANALOG-TO-DIGITAL CONVERTER
For most current data sheet and other product information, visit www.burr-brown.com 12-Bit, 4-Channel Parallel Output Sampling ANALOG-TO-DIGITAL CONVERTER FEATURES SINGLE SUPPLY: 2.7V to 5V 4-CHANNEL INPUT
SIGNAL GENERATORS and OSCILLOSCOPE CALIBRATION
1 SIGNAL GENERATORS and OSCILLOSCOPE CALIBRATION By Lannes S. Purnell FLUKE CORPORATION 2 This paper shows how standard signal generators can be used as leveled sine wave sources for calibrating oscilloscopes.
DAC Digital To Analog Converter
DAC Digital To Analog Converter DAC Digital To Analog Converter Highlights XMC4000 provides two digital to analog converters. Each can output one analog value. Additional multiple analog waves can be generated
'Possibilities and Limitations in Software Defined Radio Design.
'Possibilities and Limitations in Software Defined Radio Design. or Die Eierlegende Wollmilchsau Peter E. Chadwick Chairman, ETSI ERM_TG30, co-ordinated by ETSI ERM_RM Software Defined Radio or the answer
16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP AD7490
Data Sheet FEATURES Fast throughput rate: 1 MSPS Specified for VDD of 2.7 V to 5.25 V Low power at maximum throughput rates 5.4 mw maximum at 870 ksps with 3 V supplies 12.5 mw maximum at 1 MSPS with 5
The front end of the receiver performs the frequency translation, channel selection and amplification of the signal.
Many receivers must be capable of handling a very wide range of signal powers at the input while still producing the correct output. This must be done in the presence of noise and interference which occasionally
CBS RECORDS PROFESSIONAL SERIES CBS RECORDS CD-1 STANDARD TEST DISC
CBS RECORDS PROFESSIONAL SERIES CBS RECORDS CD-1 STANDARD TEST DISC 1. INTRODUCTION The CBS Records CD-1 Test Disc is a highly accurate signal source specifically designed for those interested in making
AN-756 APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106 Tel: 781/329-4700 Fax: 781/326-8703 www.analog.com
APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106 Tel: 781/329-4700 Fax: 781/326-8703 www.analog.com Sampled Systems and the Effects of Clock Phase Noise and Jitter by Brad Brannon
14-Bit, 40 MSPS/65 MSPS A/D Converter AD9244
4-Bit, 4 MSPS/65 MSPS A/D Converter FEATURES 4-bit, 4 MSPS/65 MSPS ADC Low power 55 mw at 65 MSPS 3 mw at 4 MSPS On-chip reference and sample-and-hold 75 MHz analog input bandwidth SNR > 73 dbc to Nyquist
DDS. 16-bit Direct Digital Synthesizer / Periodic waveform generator Rev. 1.4. Key Design Features. Block Diagram. Generic Parameters.
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core 16-bit signed output samples 32-bit phase accumulator (tuning word) 32-bit phase shift feature Phase resolution of 2π/2
LEVERAGING FPGA AND CPLD DIGITAL LOGIC TO IMPLEMENT ANALOG TO DIGITAL CONVERTERS
LEVERAGING FPGA AND CPLD DIGITAL LOGIC TO IMPLEMENT ANALOG TO DIGITAL CONVERTERS March 2010 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com
AC 2012-3923: MEASUREMENT OF OP-AMP PARAMETERS USING VEC- TOR SIGNAL ANALYZERS IN UNDERGRADUATE LINEAR CIRCUITS LABORATORY
AC 212-3923: MEASUREMENT OF OP-AMP PARAMETERS USING VEC- TOR SIGNAL ANALYZERS IN UNDERGRADUATE LINEAR CIRCUITS LABORATORY Dr. Tooran Emami, U.S. Coast Guard Academy Tooran Emami received her M.S. and Ph.D.
Timing Errors and Jitter
Timing Errors and Jitter Background Mike Story In a sampled (digital) system, samples have to be accurate in level and time. The digital system uses the two bits of information the signal was this big
FEATURES DESCRIPTIO APPLICATIO S. LTC1451 LTC1452/LTC1453 12-Bit Rail-to-Rail Micropower DACs in SO-8 TYPICAL APPLICATIO
12-Bit Rail-to-Rail Micropower DACs in SO-8 FEATRES 12-Bit Resolution Buffered True Rail-to-Rail Voltage Output 3V Operation (LTC1453), I CC : 250µA Typ 5V Operation (), I CC : 400µA Typ 3V to 5V Operation
Application Report. 1 Introduction. 2 Resolution of an A-D Converter. 2.1 Signal-to-Noise Ratio (SNR) Harman Grewal... ABSTRACT
Application Report SLAA323 JULY 2006 Oversampling the ADC12 for Higher Resolution Harman Grewal... ABSTRACT This application report describes the theory of oversampling to achieve resolutions greater than
MCP3901. Two Channel Analog Front End. Description. Features. Package Type. Applications
Two Channel Analog Front End MCP3901 Features Two synchronous sampling 16/24-bit resolution Delta-Sigma A/D Converters with proprietary multi-bit architecture 91 db SINAD, -104 dbc THD (up to 35 th harmonic),
APSYN420A/B Specification 1.24. 0.65-20.0 GHz Low Phase Noise Synthesizer
APSYN420A/B Specification 1.24 0.65-20.0 GHz Low Phase Noise Synthesizer 1 Introduction The APSYN420 is a wideband low phase-noise synthesizer operating from 0.65 to 20 GHz. The nominal output power is
PIN CONFIGURATION FEATURES ORDERING INFORMATION ABSOLUTE MAXIMUM RATINGS. D, F, N Packages
DESCRIPTION The µa71 is a high performance operational amplifier with high open-loop gain, internal compensation, high common mode range and exceptional temperature stability. The µa71 is short-circuit-protected
DAC1401D125. Dual 14-bit DAC, up to 125 Msps. The DAC1401D125 is pin compatible with the AD9767, DAC2904 and DAC5672.
Rev. 03 2 July 2012 Product data sheet 1. General description The is a dual port, high-speed, 2-channel CMOS Digital-to-Analog Converter (DAC), optimized for high dynamic performance with low power dissipation.
Characterizing Digital Cameras with the Photon Transfer Curve
Characterizing Digital Cameras with the Photon Transfer Curve By: David Gardner Summit Imaging (All rights reserved) Introduction Purchasing a camera for high performance imaging applications is frequently
Analog/Digital Conversion. Analog Signals. Digital Signals. Analog vs. Digital. Interfacing a microprocessor-based system to the real world.
Analog/Digital Conversion Analog Signals Interacing a microprocessor-based system to the real world. continuous range x(t) Analog and digital signals he bridge: Sampling heorem Conversion concepts Conversion
DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS
DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS U. Pogliano, B. Trinchera, G.C. Bosco and D. Serazio INRIM Istituto Nazionale di Ricerca Metrologica Torino (Italia)
A/D Converter based on Binary Search Algorithm
École Polytechnique Fédérale de Lausanne Politecnico di Torino Institut National Polytechnique de Grenoble Master s degree in Micro and Nano Technologies for Integrated Systems Master s Thesis A/D Converter
Understand the effects of clock jitter and phase noise on sampled systems A s higher resolution data converters that can
designfeature By Brad Brannon, Analog Devices Inc MUCH OF YOUR SYSTEM S PERFORMANCE DEPENDS ON JITTER SPECIFICATIONS, SO CAREFUL ASSESSMENT IS CRITICAL. Understand the effects of clock jitter and phase
Introduction to Receivers
Introduction to Receivers Purpose: translate RF signals to baseband Shift frequency Amplify Filter Demodulate Why is this a challenge? Interference (selectivity, images and distortion) Large dynamic range
MCP3901. Two-Channel Analog Front End. Description. Features. Package Type. Applications
Two-Channel Analog Front End MCP3901 Features Two Synchronous Sampling 16/24-bit Resolution Delta-Sigma A/D Converters with Proprietary Multi-Bit Architecture 91 db SINAD, -104 dbc Total Harmonic Distortion
Agilent AN 1316 Optimizing Spectrum Analyzer Amplitude Accuracy
Agilent AN 1316 Optimizing Spectrum Analyzer Amplitude Accuracy Application Note RF & Microwave Spectrum Analyzers Table of Contents 3 3 4 4 5 7 8 8 13 13 14 16 16 Introduction Absolute versus relative
Non-Data Aided Carrier Offset Compensation for SDR Implementation
Non-Data Aided Carrier Offset Compensation for SDR Implementation Anders Riis Jensen 1, Niels Terp Kjeldgaard Jørgensen 1 Kim Laugesen 1, Yannick Le Moullec 1,2 1 Department of Electronic Systems, 2 Center
Section 3. Sensor to ADC Design Example
Section 3 Sensor to ADC Design Example 3-1 This section describes the design of a sensor to ADC system. The sensor measures temperature, and the measurement is interfaced into an ADC selected by the systems
APPLICATIO S TYPICAL APPLICATION. LTC1666/LTC1667/LTC1668 12-Bit, 14-Bit, 16-Bit, 50Msps DACs DESCRIPTIO FEATURES
FEATURES 50Msps Update Rate Pin Compatible 12-Bit, 14-Bit and 16-Bit Devices High Spectral Purity: 87dB SFDR at 1MHz f OUT 5pV-s Glitch Impulse Differential Current Outputs 20ns Settling Time Low Power:
AN-837 APPLICATION NOTE
APPLICATION NOTE One Technology Way P.O. Box 916 Norwood, MA 262-916, U.S.A. Tel: 781.329.47 Fax: 781.461.3113 www.analog.com DDS-Based Clock Jitter Performance vs. DAC Reconstruction Filter Performance
Use and Application of Output Limiting Amplifiers (HFA1115, HFA1130, HFA1135)
Use and Application of Output Limiting Amplifiers (HFA111, HFA110, HFA11) Application Note November 1996 AN96 Introduction Amplifiers with internal voltage clamps, also known as limiting amplifiers, have
Choose the right A/D converter for your application
Choose the right A/D converter for your application Agenda Analog-to-Digital-Converters (ADCs) What are the Signal Frequencies Analog Classes of applications Frequency ranges of ADCs Nuts and Bolts of
AV SS 11 AV DD 5 V REFOUT + 9 V REFIN + 8 AV SS AVAILABLE OPTIONS PACKAGE 48-TQFP (PHP) 0 C to 70 C THS1050C
features 50 MSPS Maximum Sample Rate 10-Bit Resolution No Missing Codes On-Chip Sample and Hold 73 db Spurious Free Dynamic Range at f in = 15.5 MHz 5 V Analog and Digital Supply 3 V and 5 V CMOS Compatible
RFSPACE CLOUD-IQ #CONNECTED SOFTWARE DEFINED RADIO
CLOUD-IQ #CONNECTED SOFTWARE DEFINED RADIO 1 - SPECIFICATIONS Cloud-IQ INTRODUCTION The Cloud-IQ is a high performance, direct sampling software radio with an ethernet interface. It offers outstanding
Application Note. Introduction. Terms and Definitions AN2438/D 2/2003. ADC Definitions and Specifications
Application Note 2/2003 ADC Definitions and Specifications By: J. Feddeler and Bill Lucas 8/16 Bit Division Systems Engineering Austin, Texas Introduction Terms and Definitions Measurement Units This application
High Common-Mode Rejection. Differential Line Receiver SSM2141. Fax: 781/461-3113 FUNCTIONAL BLOCK DIAGRAM FEATURES. High Common-Mode Rejection
a FEATURES High Common-Mode Rejection DC: 00 db typ 60 Hz: 00 db typ 20 khz: 70 db typ 40 khz: 62 db typ Low Distortion: 0.00% typ Fast Slew Rate: 9.5 V/ s typ Wide Bandwidth: 3 MHz typ Low Cost Complements
How To Use A Sound Card With A Subsonic Sound Card
!"## $#!%!"# &"#' ( "#' )*! #+ #,# "##!$ -+./0 1" 1! 2"# # -&1!"#" (2345-&1 #$6.7 -&89$## ' 6! #* #!"#" +" 1##6$ "#+# #-& :1# # $ #$#;1)+#1#+
Wireless Communication and RF System Design Using MATLAB and Simulink Giorgia Zucchelli Technical Marketing RF & Mixed-Signal
Wireless Communication and RF System Design Using MATLAB and Simulink Giorgia Zucchelli Technical Marketing RF & Mixed-Signal 2013 The MathWorks, Inc. 1 Outline of Today s Presentation Introduction to
AM/FM/ϕM Measurement Demodulator FS-K7
Data sheet Version 02.00 AM/FM/ϕM Measurement Demodulator FS-K7 July 2005 for the Analyzers FSQ/FSU/FSP and the Test Receivers ESCI/ESPI AM/FM/ϕM demodulator for measuring analog modulation parameters
www.jameco.com 1-800-831-4242
Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. LF411 Low Offset, Low Drift JFET Input Operational Amplifier General Description
DESCRIPTIO FEATURES FU CTIO AL BLOCK DIAGRA. LTC1655/LTC1655L 16-Bit Rail-to-Rail Micropower DACs in. SO-8 Package APPLICATIO S
FEATRES 16-Bit Monotonicity Over Temperature Deglitched Rail-to-Rail Voltage Output SO-8 Package I CC(TYP) : 6µA Internal Reference:.48V (LTC1655) 1.5V (LTC1655L) Maximum DNL Error: ±1LSB Settling Time:
Department of Electrical and Computer Engineering Ben-Gurion University of the Negev. LAB 1 - Introduction to USRP
Department of Electrical and Computer Engineering Ben-Gurion University of the Negev LAB 1 - Introduction to USRP - 1-1 Introduction In this lab you will use software reconfigurable RF hardware from National
Propagation Channel Emulator ECP_V3
Navigation simulators Propagation Channel Emulator ECP_V3 1 Product Description The ECP (Propagation Channel Emulator V3) synthesizes the principal phenomena of propagation occurring on RF signal links
Digital to Analog Converter. Raghu Tumati
Digital to Analog Converter Raghu Tumati May 11, 2006 Contents 1) Introduction............................... 3 2) DAC types................................... 4 3) DAC Presented.............................
Optimizing IP3 and ACPR Measurements
Optimizing IP3 and ACPR Measurements Table of Contents 1. Overview... 2 2. Theory of Intermodulation Distortion... 2 3. Optimizing IP3 Measurements... 4 4. Theory of Adjacent Channel Power Ratio... 9 5.
Agilent AN 1315 Optimizing RF and Microwave Spectrum Analyzer Dynamic Range. Application Note
Agilent AN 1315 Optimizing RF and Microwave Spectrum Analyzer Dynamic Range Application Note Table of Contents 3 3 3 4 4 4 5 6 7 7 7 7 9 10 10 11 11 12 12 13 13 14 15 1. Introduction What is dynamic range?
10-Bit, 40 MSPS, 3 V, 74 mw A/D Converter AD9203
0-Bit, 40 MSPS, 3 V, 74 mw A/D Converter AD903 FEATURES CMOS 0-Bit, 40 MSPS sampling A/D converter Power dissipation: 74 mw (3 V supply, 40 MSPS) 7 mw (3 V supply, 5 MSPS) Operation between.7 V and 3.6
Description. 5k (10k) - + 5k (10k)
THAT Corporation Low Noise, High Performance Microphone Preamplifier IC FEATURES Excellent noise performance through the entire gain range Exceptionally low THD+N over the full audio bandwidth Low power
CA3306, CA3306A, CA3306C 6-Bit, 15 MSPS, Flash A/D Converters
August 997 TM CA336, CA336A, CA336C 6-Bit, 5 MSPS, Flash A/D Converters Features CMOS Low Power with Video Speed (Typ).....7mW Parallel Conversion Technique Signal Power Supply Voltage........... 3V to
NI 6034E/6035E/6036E Family Specifications
NI 6034E/6035E/6036E Family Specifications This document lists the I/O terminal summary and specifications for the devices that make up the NI 6034E/6035E/6036E family of devices. This family includes
Precision, Unity-Gain Differential Amplifier AMP03
a FEATURES High CMRR: db Typ Low Nonlinearity:.% Max Low Distortion:.% Typ Wide Bandwidth: MHz Typ Fast Slew Rate: 9.5 V/ s Typ Fast Settling (.%): s Typ Low Cost APPLICATIONS Summing Amplifiers Instrumentation
QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 956 24-BIT DIFFERENTIAL ADC WITH I2C LTC2485 DESCRIPTION
LTC2485 DESCRIPTION Demonstration circuit 956 features the LTC2485, a 24-Bit high performance Σ analog-to-digital converter (ADC). The LTC2485 features 2ppm linearity, 0.5µV offset, and 600nV RMS noise.
Xonar Essence STX. Audio Precision Test Report. Version 1.0 2008/10/6
E4253 Xonar Essence STX Audio Precision Test Report Version 1.0 2008/10/6 Disclaimer: The information and contents contained in this test report are for Xonar Essence STX user s reference only and may
Nyquist data converter fundamentals Tuesday, February 8th, 9:15 11:35
Sampling switches, charge injection, Nyquist data converter fundamentals Tuesday, February 8th, 9:15 11:35 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo
Spike-Based Sensing and Processing: What are spikes good for? John G. Harris Electrical and Computer Engineering Dept
Spike-Based Sensing and Processing: What are spikes good for? John G. Harris Electrical and Computer Engineering Dept ONR NEURO-SILICON WORKSHOP, AUG 1-2, 2006 Take Home Messages Introduce integrate-and-fire
High Speed, Low Power Monolithic Op Amp AD847
a FEATURES Superior Performance High Unity Gain BW: MHz Low Supply Current:.3 ma High Slew Rate: 3 V/ s Excellent Video Specifications.% Differential Gain (NTSC and PAL).9 Differential Phase (NTSC and
US-SPI New generation of High performances Ultrasonic device
US-SPI New generation of High performances Ultrasonic device Lecoeur Electronique - 19, Rue de Courtenay - 45220 CHUELLES - Tel. : +33 ( 0)2 38 94 28 30 - Fax : +33 (0)2 38 94 29 67 US-SPI Ultrasound device
AUDIO BALANCED LINE DRIVERS
DRV DRV DRV DRV DRV AUDIO BALAED LINE DRIVERS FEATURES BALAED OUTPUT LOW DISTORTION:.% at f = khz WIDE OUTPUT SWING: Vrms into Ω HIGH CAPACITIVE LOAD DRIVE HIGH SLEW RATE: V/µs WIDE SUPPLY RANGE: ±.V to
HD Radio FM Transmission System Specifications Rev. F August 24, 2011
HD Radio FM Transmission System Specifications Rev. F August 24, 2011 SY_SSS_1026s TRADEMARKS HD Radio and the HD, HD Radio, and Arc logos are proprietary trademarks of ibiquity Digital Corporation. ibiquity,
DATA SHEET. TDA1543 Dual 16-bit DAC (economy version) (I 2 S input format) INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET File under Integrated Circuits, IC01 February 1991 FEATURES Low distortion 16-bit dynamic range 4 oversampling possible Single 5 V power supply No external components required
ADS9850 Signal Generator Module
1. Introduction ADS9850 Signal Generator Module This module described here is based on ADS9850, a CMOS, 125MHz, and Complete DDS Synthesizer. The AD9850 is a highly integrated device that uses advanced
Rail-to-Rail, High Output Current Amplifier AD8397
Rail-to-Rail, High Output Current Amplifier AD8397 FEATURES Dual operational amplifier Voltage feedback Wide supply range from 3 V to 24 V Rail-to-rail output Output swing to within.5 V of supply rails
Improving A D Converter Performance Using Dither
Improving A D Converter Performance Using Dither 1 0 INTRODUCTION Many analog-to-digital converter applications require low distortion for a very wide dynamic range of signals Unfortunately the distortion
A Low-Cost VCA Limiter
The circuits within this application note feature THAT218x to provide the essential function of voltage-controlled amplifier (VCA). Since writing this note, THAT has introduced a new dual VCA, as well
DRM compatible RF Tuner Unit DRT1
FEATURES DRM compatible RF Tuner Unit DRT1 High- Performance RF Tuner Frequency Range: 10 KHz to 30 MHz Input ICP3: +13,5dBm, typ. Noise Figure @ full gain: 14dB, typ. Receiver Factor: -0,5dB, typ. Input
16-Bit 100 ksps Sampling ADC AD676
a FEATURES Autocalibrating On-Chip Sample-Hold Function Parallel Output Format 16 Bits No Missing Codes 1 LSB INL 97 db THD 90 db S/(N+D) 1 MHz Full Power Bandwidth V IN 15 AGND SENSE 14 V REF 16 AGND
FREQUENCY RESPONSE ANALYZERS
FREQUENCY RESPONSE ANALYZERS Dynamic Response Analyzers Servo analyzers When you need to stabilize feedback loops to measure hardware characteristics to measure system response BAFCO, INC. 717 Mearns Road
Reading: HH Sections 4.11 4.13, 4.19 4.20 (pgs. 189-212, 222 224)
6 OP AMPS II 6 Op Amps II In the previous lab, you explored several applications of op amps. In this exercise, you will look at some of their limitations. You will also examine the op amp integrator and
Agilent 8904A Multifunction Synthesizer dc to 600 khz
Agilent 8904A Multifunction Synthesizer dc to 600 khz Technical Specifications Build complex waveforms from common signals The Agilent Technologies 8904A Multifunction Synthesizer uses VLSIC technology
LC 2 MOS Signal Conditioning ADC with RTD Excitation Currents AD7711
FEATURES Charge-Balancing ADC 24 Bits, No Missing Codes 0.0015% Nonlinearity 2-Channel Programmable Gain Front End Gains from 1 to 128 1 Differential Input 1 Single-Ended Input Low-Pass Filter with Programmable
VCO Phase noise. Characterizing Phase Noise
VCO Phase noise Characterizing Phase Noise The term phase noise is widely used for describing short term random frequency fluctuations of a signal. Frequency stability is a measure of the degree to which
High Speed, Low Cost, Triple Op Amp ADA4861-3
High Speed, Low Cost, Triple Op Amp ADA486-3 FEATURES High speed 73 MHz, 3 db bandwidth 625 V/μs slew rate 3 ns settling time to.5% Wide supply range: 5 V to 2 V Low power: 6 ma/amplifier. db flatness:
DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION
DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION Introduction The outputs from sensors and communications receivers are analogue signals that have continuously varying amplitudes. In many systems
PowerAmp Design. PowerAmp Design PAD135 COMPACT HIGH VOLATGE OP AMP
PowerAmp Design COMPACT HIGH VOLTAGE OP AMP Rev G KEY FEATURES LOW COST SMALL SIZE 40mm SQUARE HIGH VOLTAGE 200 VOLTS HIGH OUTPUT CURRENT 10A PEAK 40 WATT DISSIPATION CAPABILITY 200V/µS SLEW RATE APPLICATIONS
Low Cost, High Speed, Rail-to-Rail, Output Op Amps ADA4851-1/ADA4851-2/ADA4851-4
Low Cost, High Speed, Rail-to-Rail, Output Op Amps ADA485-/ADA485-/ADA485-4 FEATURES Qualified for automotive applications High speed 3 MHz, 3 db bandwidth 375 V/μs slew rate 55 ns settling time to.% Excellent
Optimizing VCO PLL Evaluations & PLL Synthesizer Designs
Optimizing VCO PLL Evaluations & PLL Synthesizer Designs Today s mobile communications systems demand higher communication quality, higher data rates, higher operation, and more channels per unit bandwidth.
24-Bit, 96kHz BiCMOS Sign-Magnitude DIGITAL-TO-ANALOG CONVERTER
49% FPO 24-Bit, 96kHz BiCMOS Sign-Magnitude DIGITAL-TO-ANALOG CONVERTER TM FEATURES SAMPLING FREQUEY (f S ): 16kHz to 96kHz 8X OVERSAMPLING AT 96kHz INPUT AUDIO WORD: 20-, 24-Bit HIGH PERFORMAE: Dynamic
The Phase Modulator In NBFM Voice Communication Systems
The Phase Modulator In NBFM Voice Communication Systems Virgil Leenerts 8 March 5 The phase modulator has been a point of discussion as to why it is used and not a frequency modulator in what are called
AND9035/D. BELASIGNA 250 and 300 for Low-Bandwidth Applications APPLICATION NOTE
BELASIGNA 250 and 300 for Low-Bandwidth Applications APPLICATION NOTE Introduction This application note describes the use of BELASIGNA 250 and BELASIGNA 300 in low bandwidth applications. The intended
12-Bit Serial Daisy-Chain CMOS D/A Converter DAC8143
a FEATURES Fast, Flexible, Microprocessor Interfacing in Serially Controlled Systems Buffered Digital Output Pin for Daisy-Chaining Multiple DACs Minimizes Address-Decoding in Multiple DAC Systems Three-Wire
LM833 LOW NOISE DUAL OPERATIONAL AMPLIFIER
LOW NOISE DUAL OPERATIONAL AMPLIFIER LOW VOLTAGE NOISE: 4.5nV/ Hz HIGH GAIN BANDWIDTH PRODUCT: 15MHz HIGH SLEW RATE: 7V/µs LOW DISTORTION:.2% EXCELLENT FREQUENCY STABILITY ESD PROTECTION 2kV DESCRIPTION
A 3 V 12b 100 MS/s CMOS D/A Converter for High- Speed Communication Systems
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.3, NO., DECEMBER, 3 A 3 V b MS/s CMOS D/A Converter for High- Speed Communication Systems Min-Jung Kim, Hyuen-Hee Bae, Jin-Sik Yoon, and Seung-Hoon
US-Key New generation of High performances Ultrasonic device
US-Key New generation of High performances Ultrasonic device US-Key connected to a laptop computer US-Key Ultrasound device single channel Features USB2 High Speed connection Ultralow noise preamplifier
Understanding Mixers Terms Defined, and Measuring Performance
Understanding Mixers Terms Defined, and Measuring Performance Mixer Terms Defined Statistical Processing Applied to Mixers Today's stringent demands for precise electronic systems place a heavy burden
MUSES8920. High Quality Audio J-FET Input Dual Operational Amplifier - 1 -
MUSES89 High Quality Audio J-FET Input Dual Operational Amplifier GENERAL DESCRIPTION The MUSES89 is a high quality Audio J-FET input dual operational amplifier. This is a mass production model of MUSES
Teaching the Importance of Data Correlation in Engineering Technology
Session 3549 Teaching the Importance of Data Correlation in Engineering Technology Michael R. Warren, Dana M. Burnett, Jay R. Porter, and Rainer J. Fink Texas A&M University Abstract To meet the needs