Systematic Design for a Successive Approximation ADC
|
|
- Arlene Wheeler
- 7 years ago
- Views:
Transcription
1 Systematic Design for a Successive Approximation ADC Mootaz M. ALLAM M.Sc Cairo University - Egypt Supervisors Prof. Amr Badawi Dr. Mohamed Dessouky
2 2 Outline Background Principles of Operation System and Circuit Design Case Study Simulations Layout Generation Performance Evaluation Conclusion Perspectives
3 3 The Successive Approximation ADC «The Return» Moderate Resolution Low Power Minimum Active blocs Reconfigurable Emerging new Applications MEMS Sensor Interface: Resolution: 7-8 bits, BW=50kHz [Scott 2003] Multi-standards RF receiver Resolution: 8 bits, BW = 20 MHz [Montaudon 2008] Ultra Wide Band (wireless UWB): Resolution: 5-6 bits, BW=300MHz [Chen 2006]
4 4 Figure of Merit FOM P Resolution 2 *2* BW
5 5 Objectives Develop a systematic design method for successive approximation ADC from system to layout level. Develop a general simulation environment with different levels of abstraction and programmed performance analysis. Emphasis on analog design automation and reuse techniques: Automatic sizing Layout generation Optimizing Layout for best matching
6 6 Principle of Operation Comp MSB LSB V V V V in b b b b REF REF REF REF
7 7 Outline Background Principles of Operation System and Circuit Design Case Study Simulations Layout Generation Performance Evaluation Conclusion Perspectives
8 8 Single Ended SAR-ADC. sample V REF REF 8C 4C 2C C C Clock sample v in V REF 2 V REF
9 9 Sampling Mode REF sample VDAC V REF Clock sample invert 8C 4C 2C C C Clock sample vvin in VDAC V REF VIn V REF 2 V Ref
10 10 Inversion Mode V REF VDAC = v IN V REF Clock sample invert 8C 4C 2C C C Clock gnd invert VDAC V REF v IN V REF vin
11 11 Charge redistribution mode (MSB) V REF vin VDAC= V REF 2 V REF Clock sample invert 8C 4C 2C C C Clock VDAC V REF V REF 8C V 2 REF 8C V INITIAL V REF V REF 2 1
12 12 Charge redistribution mode (MSB-1) V REF VDAC = VREF V vin 2 4 REF V REF 8C 4C 2C C C Clock Clock sample invert VDAC V REF V REF 4C V 4 REF V INITIAL V REF V REF 4 12C 1 0
13 13 Mode Redistribution de la charge (MSB-2) V REF VDAC = VREF V vin 2 8 REF V REF 8C 4C 2C C C Clock Clock sample invert V REF V REF VDAC V REF V REF 8 V V V V Vin b b b b REF REF REF REF
14 14 Mode Redistribution de la charge (LSB) V REF VDAC = V V V v IN REF REF REF V REF 8C 4C 2C C C Clock Clock sample invert V REF V REF VDAC V REF V REF 16 V V V V Vin b b b b REF REF REF REF
15 15 Problem Selecting V dd V dd V REF V dd Sometimes VDAC Vdd To increase the dynamic range V dd Leakage when using normal PMOS switch. 8C 4C 2C C C Clock V dd V dd V dd VDAC V dd Possible Solution: Switched charge-pump [scott03] or Bootstrap [dessouky01]
16 16 Possible solutions - Leakage Bootstrap Switch Charge pump Switch VDD VDAC VDAC 0 < VDAC < 1.5 VDD Reliability problem Since sometimes VDAC value=1.5 VDD While VG1 = 0 when M1 is ON, VGD,M1 exceeds VDD
17 17 Possible solutions - Reliability Max OFF = VDD - Vtn 0 < VDAC < 1.5 VDD Shielding Switch
18 18 Possible solutions - Circuitry Bootstrap [dessouky01] Modified Shielding Bootstrap
19 19 Differential SAR-ADC V dd 2 V dd 4C 2C C C v in 2 V dd 2 V dd 2 sample Triple Reference 4C 2C C C Clock sample v in 2 V dd 2 V dd
20 20 Differential SAR-ADC V dd 4C 2C C C V dd vin V dd V dd V dd V dd vin V dd V dd V dd C 2C C C V dd 2 Clock Clock sample invert V dd In1 DAC2 V dd 2 DAC1 V dd V dd V dd 2 In
21 21 Operation Summary Single Ended Double reference Differential Triple reference 2 times the numbers of capacitors 6 times the numbers of switches Special Switch (charge-pump - bootstrap) Lower power consumption No need for special switch Differential architectures advantages : - Suppressing even harmonics -Common mode rejection -Offset removal Better performance at high frequencies
22 22 Outline Background Principles of Operation System and Circuit Design Case Study Simulations Layout Generation Performance Evaluation Conclusion Perspectives
23 23 Design - Architecture Clock In Capacitor array Switches Comp Control SAR Switches Control Sample invert
24 24 Capacitor array design issues - Noise kt 1- Thermal noise [ ], due to Sampling C TOT V dd sample V dd v in R Switch 8C 4C 2C C C Clock CTOT 16C sample v in V dd C increases, thermal noise decreases Unit
25 25 Capacitor array design issues - Mismatch 2 Capacitor Mismatch (Introduced in fabr ication) - Affects Generated comparison levels of the capacitve DAC V dd 8( C C) 8C V dd 2 C increases, mismatch effect decreases Unit
26 26 Capacitor array design issues - f Sampling 3- Sampling Frequency v in R Switch Clock R C Switch Total CTOT 16C sample V dd t sampling T Clock 2 For an accurate sampling C decreases, bandwidth increases Unit
27 27 Switches 1) Switches selection NMOS to switch Vgnd and Vcm PMOS to switch Vdd CMOS to switch Vin Bootstrap to force deep off-state of critical switches 2) Sizing switches (compromise) Increasing W/L reduces Rswitch and so, on the account of increasing switch parasitcs. In the used DAC, this will be of minor importance if operating in low frequency because the switches are all connected to the bottom plates
28 28 Design - Architecture Clock In Capacitor array Switches Comp Control SAR Switches Control Sample invert
29 29 Comparator Circuit Reset to Vdd h MP9 MP7 MP8 MP11 h Qm Qp Cuts the current path in the RESET phase h MN5 MN6 h Input Signal ep MN1 MN3 MN4 MN2 em Latch
30 30 Comparator Operation phases Reset phase to Vdd Comparison phase Inputs Latch starts Resolution > V LSB 2 Response time < 0.5 T H
31 31 Comparator Design tradeoff Sizing input pair and latch latch init ITotal V offset Improve with decreasing L Improve with increasing L Tradeoff
32 32 Design - Architecture Clock In Capacitor array Switches Comp Control SAR Switches Control Sample invert
33 33 SAR algorithm - Implementation LFSR: Linear Feedback Shift Register DAC outputs C X a8 2 a a7 3 a8 a a6 4 a8 a7 a a5 5 a8 a7 a6 a a4 6 a8 a7 a6 a5 a a3 7 a8 a7 a6 a5 a4 a3 1 0 a2 8 a8 a7 a6 a5 a4 a3 a2 1 a1
34 34 Systematic design for SA-ADC Resolution BW Power - Techno Non idealities and noise Thermal noise, mismatch, Clock frequency Comparator specs Settling, resolution, kickback. System architecture DAC topology, SAR algorithm, Sampling technique Switches Sizing Select number of stages Cmin Cmax Sizing procedure No Cmax >Cmin No No Check Specs No Yes C unity = C min Yes Finalize design Layout
35 35 Outline Background Principles of Operation System and Circuit Design Case Study Simulations Layout Generation Performance Evaluation Conclusion Perspectives
36 36 Case Study Case Study Differential Architecture Resolution: 8bit BW: 50 KHz F clock : 1MHz Technology: 0.13u ST, MIM Capacitors Verification VHDL AMS used for verification with simulation Different levels of abstraction (Behavioral, gates, transistor, ) Mixed blocs simulation (Analog / Digital)
37 37 Multiple abstractions Macro model Transistor MIM Macro model Macro model Transistor VHDL In Capacitor array Switches Comp + Latch Control Transistor Clock gen VHDL
38 38 Verification Environment Abstraction level Ideal, mismatched, techno, Type of analysis Component sizes Resolution BW Verification Environment presets DAC topology, SAR algorithm, Sampling technique Sketch output spectrum Calculate SNDR Sketch SNDR v.s. fin Sketch SNDR v.s. Ain Sketch INL and DNL Sketch Transient response at each node
39 39 Transiant Single Ended - Output Vdd 1.2V Fin 1.4KHz Fclk 1MHz Vinp-p 1.2V Transistor level simulations
40 40 Transiant Differential - Output Vdd 1.2V Fin 1.4KHz Fclk 1MHz Vinp-p 1.2V Transistor level simulations
41 41 Transiant Differential - DACs Vdd 1.2V Fin 1.4KHz Fclk 1MHz Vinp-p 1.2V Differential DACs output Transistor level simulations
42 42 Transiant Differential - Comparator Vdd 1.2V Full conversion: Differential DACs output Comparator output Transistor level simulations Fin 1.4KHz Fclk 1MHz Vinp-p 1.2V
43 43 Transient SAR control Control block turning ON and OFF DAC switches [case of 0 input] VHDL Description Vdd 1.2V Fin 1.4KHz Fclk 1MHz Vinp-p 1.2V
44 44 Transient Full Scale Ramp Full Scale Slow ramp excitation Zoom - in Vinp-p 1.2V
45 45 Static Performance - Transistor Level Static performance Evaluation in (LSB): DNL and INL [16 sample / bin]
46 46 Dynamic Performance Ideal Models Vdd 1.2V Fin 1.4KHz Fclk 1MHz Vinp-p 1.2V Ideal models simulation 4096 point FFT SNDR = db
47 47 Dynamic Performance Mixed Models Vdd 1.2V Fin 1.4KHz Fclk 1MHz Vinp-p 1.2V Ideal SNDR = db MOS switches SNDR = db 4096 point FFT MOS comparator 0.01 mismatch in Cu SNDR = db SNDR = db
48 Power Specral Density (db) 48 Dynamic Performance Transistor Level Vdd 1.2V Fin 1.4KHz Fclk 1MHz Transistor level simulations 1024 point FFT SNDR = 46.2 db Frequency (Hz)
49 Signal to noise and distortion ratio SNDR(dB) 49 Dynamic Performance Vdd 1.2V Fin 1.4KHz Fclk 1MHz Transistor level simulations SNDR max Ideal =47.47 db Transistor Level = point FFT Amplitude of input signal(db)
50 Signal to noise and distortion ratio SNDR(dB) 50 Dynamic Performance Vdd 1.2V Transistor level simulations Fclk 1MHz Vinp-p 1.2V 4096 point FFT BW =55 KHz Frequency of input signal (Hz)
51 51 Mismatch analysis Vdd 1.2V Fin 1.4KHz Fclk 1MHz Vinp-p 1.2V 0.05 mismatch in Cu SNDR = db 0.1 mismatch in Cu SNDR = db 4096 point FFT
52 52 Layout generation for SA-ADC Comparator transistor sizes Design phase Desired layout shape Number of capacitors and sizes Unit capacitance Common centroid placement algorithm Layout template s -Component connectivity -Relative place and route CAIRO Layout generation Target technology DRC LVS Parasitics Ext. Verification Fabrication
53 Layout Comparator - Floorplan 53
54 54 Layout Comparator - Generated Area 22 x 39 µm 2 Dummies Removed for Layout verification
55 55 Layout Differential DACs - Floorplan Common centroid placement for 16 capacitor
56 56 Layout Differential DACs - Generated Layout Cu Placed and Routed Area 1.26 x 0.26 mm 2 and Huge routing parasitics
57 57 Layout Differential DACs - Manual Layout Cu Placed and Routed 2/3 less routing parasitics Area mm 2 ZOOM
58 58 Performance [Hong07] This work* [scott03] Technology 0.18 µm 0.13 µm 0.25 µm Supply 0.83 V 1.2 V 1.0 V Input range Rail to Rail Rail to Rail Rail to Rail Sampling rate 111 KHz 111 KHz 100 KHz Unit Cap. 24 ff 30fF 12f Power (Analog) 1.16 µw 0.72µW 2.2 µw Area mm mm mm2 SNDR@BW db 46.2dB 43.8 db Architecture Single Ended Differential Single Ended FOM 65 fj/bit 64fJ/bit 2163 fj/bit
59 59 Outline Background Principles of Operation System and Circuit Design Case Study Simulations Layout Generation Performance Evaluation Conclusion Perspectives
60 60 Summary and Conclusion Systematic design methodology for SA-ADC from system to layout. General simulation environment Different abstraction levels. Different verification tests. Emphasis on analog design automation and reuse Optimizing Layout for best component matching Verification with case study for WSN specs
61 61 Perspectives Targeting high frequency specs (>500 Msample/S) Redundant system error correction code [Kuttner02] Digital calibration [Promitzer01] Asynchronous operation [Chen06] Time interleaving [Chen06] Full Automation Sizing procedure with layout parasitics awareness Layout generation for the full ADC
62 Thank You 62
A/D Converter based on Binary Search Algorithm
École Polytechnique Fédérale de Lausanne Politecnico di Torino Institut National Polytechnique de Grenoble Master s degree in Micro and Nano Technologies for Integrated Systems Master s Thesis A/D Converter
More information12-Bit, 4-Channel Parallel Output Sampling ANALOG-TO-DIGITAL CONVERTER
For most current data sheet and other product information, visit www.burr-brown.com 12-Bit, 4-Channel Parallel Output Sampling ANALOG-TO-DIGITAL CONVERTER FEATURES SINGLE SUPPLY: 2.7V to 5V 4-CHANNEL INPUT
More informationDigital to Analog Converter. Raghu Tumati
Digital to Analog Converter Raghu Tumati May 11, 2006 Contents 1) Introduction............................... 3 2) DAC types................................... 4 3) DAC Presented.............................
More informationb 1 is the most significant bit (MSB) The MSB is the bit that has the most (largest) influence on the analog output
CMOS Analog IC Design - Chapter 10 Page 10.0-5 BLOCK DIAGRAM OF A DIGITAL-ANALOG CONVERTER b 1 is the most significant bit (MSB) The MSB is the bit that has the most (largest) influence on the analog output
More informationNTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
More informationAN2834 Application note
Application note How to get the best ADC accuracy in STM32Fx Series and STM32L1 Series devices Introduction The STM32Fx Series and STM32L1 Series microcontroller families embed up to four advanced 12-bit
More informationClass 18: Memories-DRAMs
Topics: 1. Introduction 2. Advantages and Disadvantages of DRAMs 3. Evolution of DRAMs 4. Evolution of DRAMs 5. Basics of DRAMs 6. Basics of DRAMs 7. Write Operation 8. SA-Normal Operation 9. SA-Read Operation
More informationAVR127: Understanding ADC Parameters. Introduction. Features. Atmel 8-bit and 32-bit Microcontrollers APPLICATION NOTE
Atmel 8-bit and 32-bit Microcontrollers AVR127: Understanding ADC Parameters APPLICATION NOTE Introduction This application note explains the basic concepts of analog-to-digital converter (ADC) and the
More informationFully Differential CMOS Amplifier
ECE 511 Analog Electronics Term Project Fully Differential CMOS Amplifier Saket Vora 6 December 2006 Dr. Kevin Gard NC State University 1 Introduction In this project, a fully differential CMOS operational
More informationEvaluating AC Current Sensor Options for Power Delivery Systems
Evaluating AC Current Sensor Options for Power Delivery Systems State-of-the-art isolated ac current sensors based on CMOS technology can increase efficiency, performance and reliability compared to legacy
More informationMATRIX TECHNICAL NOTES
200 WOOD AVENUE, MIDDLESEX, NJ 08846 PHONE (732) 469-9510 FAX (732) 469-0418 MATRIX TECHNICAL NOTES MTN-107 TEST SETUP FOR THE MEASUREMENT OF X-MOD, CTB, AND CSO USING A MEAN SQUARE CIRCUIT AS A DETECTOR
More informationAnalog Signal Conditioning
Analog Signal Conditioning Analog and Digital Electronics Electronics Digital Electronics Analog Electronics 2 Analog Electronics Analog Electronics Operational Amplifiers Transistors TRIAC 741 LF351 TL084
More information10 BIT s Current Mode Pipelined ADC
10 BIT s Current Mode Pipelined ADC K.BHARANI VLSI DEPARTMENT VIT UNIVERSITY VELLORE, INDIA kothareddybharani@yahoo.com P.JAYAKRISHNAN VLSI DEPARTMENT VIT UNIVERSITY VELLORE, INDIA pjayakrishnan@vit.ac.in
More informationA 3 V 12b 100 MS/s CMOS D/A Converter for High- Speed Communication Systems
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.3, NO., DECEMBER, 3 A 3 V b MS/s CMOS D/A Converter for High- Speed Communication Systems Min-Jung Kim, Hyuen-Hee Bae, Jin-Sik Yoon, and Seung-Hoon
More informationTime to upgrade your current sensing technology!
Your Imagination. Our Innovation. Time to upgrade your current sensing technology! Second Edition Avago Technologies Optocoupler Current and Voltage Sensing Leading edge current sensing solutions for industrial
More informationwww.jameco.com 1-800-831-4242
Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. LF411 Low Offset, Low Drift JFET Input Operational Amplifier General Description
More informationHarmonics and Noise in Photovoltaic (PV) Inverter and the Mitigation Strategies
Soonwook Hong, Ph. D. Michael Zuercher Martinson Harmonics and Noise in Photovoltaic (PV) Inverter and the Mitigation Strategies 1. Introduction PV inverters use semiconductor devices to transform the
More informationAMICSA 2012. Integrated SAR Receiver/Converter for L, C and X bands Markku Åberg VTT Technical Research Centre of Finland
AMICSA 2012 Integrated SAR Receiver/Converter for L, C and X bands Markku Åberg VTT Technical Research Centre of Finland 2 The Team Markku Åberg (1), Jan Holmberg (1), Faizah Abu Bakar (2), Tero Nieminen
More informationCHAPTER 10 OPERATIONAL-AMPLIFIER CIRCUITS
CHAPTER 10 OPERATIONAL-AMPLIFIER CIRCUITS Chapter Outline 10.1 The Two-Stage CMOS Op Amp 10.2 The Folded-Cascode CMOS Op Amp 10.3 The 741 Op-Amp Circuit 10.4 DC Analysis of the 741 10.5 Small-Signal Analysis
More informationLow Noise, Matched Dual PNP Transistor MAT03
a FEATURES Dual Matched PNP Transistor Low Offset Voltage: 100 V Max Low Noise: 1 nv/ Hz @ 1 khz Max High Gain: 100 Min High Gain Bandwidth: 190 MHz Typ Tight Gain Matching: 3% Max Excellent Logarithmic
More informationFEATURES DESCRIPTIO APPLICATIO S. LTC1451 LTC1452/LTC1453 12-Bit Rail-to-Rail Micropower DACs in SO-8 TYPICAL APPLICATIO
12-Bit Rail-to-Rail Micropower DACs in SO-8 FEATRES 12-Bit Resolution Buffered True Rail-to-Rail Voltage Output 3V Operation (LTC1453), I CC : 250µA Typ 5V Operation (), I CC : 400µA Typ 3V to 5V Operation
More informationAnalysis and Design of High gain Low Power Fully Differential Gain- Boosted Folded-Cascode Op-amp with Settling time optimization
Analysis and Design of High gain Low Power Fully Differential Gain- Boosted Folded-Cascode Op-amp with Settling time optimization Shubhara Yewale * and R. S. Gamad ** * (Department of Electronics & Instrumentation
More informationDigital to Analog and Analog to Digital Conversion
Real world (lab) is Computer (binary) is digital Digital to Analog and Analog to Digital Conversion V t V t D/A or DAC and A/D or ADC D/A Conversion Computer DAC A/D Conversion Computer DAC Digital to
More informationABCs of ADCs. Analog-to-Digital Converter Basics. Nicholas Gray Data Conversion Systems Staff Applications Engineer
ABCs of ADCs Analog-to-Digital Converter Basics Nicholas Gray Data Conversion Systems Staff Applications Engineer November 24, 2003 Corrected August 13, 2004 Additional Corrections June 27, 2006 1 Agenda
More informationDIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION
DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION Introduction The outputs from sensors and communications receivers are analogue signals that have continuously varying amplitudes. In many systems
More informationDATA SHEET. TDA1543 Dual 16-bit DAC (economy version) (I 2 S input format) INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET File under Integrated Circuits, IC01 February 1991 FEATURES Low distortion 16-bit dynamic range 4 oversampling possible Single 5 V power supply No external components required
More informationBuffer Op Amp to ADC Circuit Collection
Application Report SLOA098 March 2002 Buffer Op Amp to ADC Circuit Collection Bruce Carter High Performance Linear Products ABSTRACT This document describes various techniques that interface buffer op
More informationADC12041 ADC12041 12-Bit Plus Sign 216 khz Sampling Analog-to-Digital Converter
ADC12041 ADC12041 12-Bit Plus Sign 216 khz Sampling Analog-to-Digital Converter Literature Number: SNAS106 ADC12041 12-Bit Plus Sign 216 khz Sampling Analog-to-Digital Converter General Description Operating
More informationDepartment of Electrical and Computer Engineering Ben-Gurion University of the Negev. LAB 1 - Introduction to USRP
Department of Electrical and Computer Engineering Ben-Gurion University of the Negev LAB 1 - Introduction to USRP - 1-1 Introduction In this lab you will use software reconfigurable RF hardware from National
More informationHigh Speed, Low Power Monolithic Op Amp AD847
a FEATURES Superior Performance High Unity Gain BW: MHz Low Supply Current:.3 ma High Slew Rate: 3 V/ s Excellent Video Specifications.% Differential Gain (NTSC and PAL).9 Differential Phase (NTSC and
More informationLayout of Multiple Cells
Layout of Multiple Cells Beyond the primitive tier primitives add instances of primitives add additional transistors if necessary add substrate/well contacts (plugs) add additional polygons where needed
More informationSIGNAL GENERATORS and OSCILLOSCOPE CALIBRATION
1 SIGNAL GENERATORS and OSCILLOSCOPE CALIBRATION By Lannes S. Purnell FLUKE CORPORATION 2 This paper shows how standard signal generators can be used as leveled sine wave sources for calibrating oscilloscopes.
More informationSupertex inc. HV256. 32-Channel High Voltage Amplifier Array HV256. Features. General Description. Applications. Typical Application Circuit
32-Channel High Voltage Amplifier Array Features 32 independent high voltage amplifiers 3V operating voltage 295V output voltage 2.2V/µs typical output slew rate Adjustable output current source limit
More informationApplication Note SAW-Components
Application Note SAW-Components Principles of SAWR-stabilized oscillators and transmitters. App: Note #1 This application note describes the physical principle of SAW-stabilized oscillator. Oscillator
More informationAnalog/Digital Conversion. Analog Signals. Digital Signals. Analog vs. Digital. Interfacing a microprocessor-based system to the real world.
Analog/Digital Conversion Analog Signals Interacing a microprocessor-based system to the real world. continuous range x(t) Analog and digital signals he bridge: Sampling heorem Conversion concepts Conversion
More informationQUICK START GUIDE FOR DEMONSTRATION CIRCUIT 956 24-BIT DIFFERENTIAL ADC WITH I2C LTC2485 DESCRIPTION
LTC2485 DESCRIPTION Demonstration circuit 956 features the LTC2485, a 24-Bit high performance Σ analog-to-digital converter (ADC). The LTC2485 features 2ppm linearity, 0.5µV offset, and 600nV RMS noise.
More informationCurrent-Mode SAR-ADC In 180nm CMOS Technology
Current-Mode SAR-ADC In 180nm CMOS Technology Bård Egil Eilertsen Master of Science in Electronics Submission date: June 2012 Supervisor: Trond Ytterdal, IET Norwegian University of Science and Technology
More informationInterfacing Analog to Digital Data Converters
Converters In most of the cases, the PIO 8255 is used for interfacing the analog to digital converters with microprocessor. We have already studied 8255 interfacing with 8086 as an I/O port, in previous
More informationA Low-Power, Variable-Resolution Analogto-Digital
A Low-Power, Variable-Resolution Analogto-Digital Converter By Carrie Aust Thesis Submitted to the Faculty of the Virginia Polytechnic Institute and State University in partial fulfillment of the requirements
More information12-Bit Serial Daisy-Chain CMOS D/A Converter DAC8143
a FEATURES Fast, Flexible, Microprocessor Interfacing in Serially Controlled Systems Buffered Digital Output Pin for Daisy-Chaining Multiple DACs Minimizes Address-Decoding in Multiple DAC Systems Three-Wire
More informationEfficient Interconnect Design with Novel Repeater Insertion for Low Power Applications
Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications TRIPTI SHARMA, K. G. SHARMA, B. P. SINGH, NEHA ARORA Electronics & Communication Department MITS Deemed University,
More informationDEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS
DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS U. Pogliano, B. Trinchera, G.C. Bosco and D. Serazio INRIM Istituto Nazionale di Ricerca Metrologica Torino (Italia)
More informationEqualization/Compensation of Transmission Media. Channel (copper or fiber)
Equalization/Compensation of Transmission Media Channel (copper or fiber) 1 Optical Receiver Block Diagram O E TIA LA EQ CDR DMUX -18 dbm 10 µa 10 mv p-p 400 mv p-p 2 Copper Cable Model Copper Cable 4-foot
More informationDescription. 5k (10k) - + 5k (10k)
THAT Corporation Low Noise, High Performance Microphone Preamplifier IC FEATURES Excellent noise performance through the entire gain range Exceptionally low THD+N over the full audio bandwidth Low power
More informationWireless Communication and RF System Design Using MATLAB and Simulink Giorgia Zucchelli Technical Marketing RF & Mixed-Signal
Wireless Communication and RF System Design Using MATLAB and Simulink Giorgia Zucchelli Technical Marketing RF & Mixed-Signal 2013 The MathWorks, Inc. 1 Outline of Today s Presentation Introduction to
More informationHigh Speed, Low Cost, Triple Op Amp ADA4861-3
High Speed, Low Cost, Triple Op Amp ADA486-3 FEATURES High speed 73 MHz, 3 db bandwidth 625 V/μs slew rate 3 ns settling time to.5% Wide supply range: 5 V to 2 V Low power: 6 ma/amplifier. db flatness:
More informationTiming Errors and Jitter
Timing Errors and Jitter Background Mike Story In a sampled (digital) system, samples have to be accurate in level and time. The digital system uses the two bits of information the signal was this big
More information28V, 2A Buck Constant Current Switching Regulator for White LED
28V, 2A Buck Constant Current Switching Regulator for White LED FP7102 General Description The FP7102 is a PWM control buck converter designed to provide a simple, high efficiency solution for driving
More informationClass 11: Transmission Gates, Latches
Topics: 1. Intro 2. Transmission Gate Logic Design 3. X-Gate 2-to-1 MUX 4. X-Gate XOR 5. X-Gate 8-to-1 MUX 6. X-Gate Logic Latch 7. Voltage Drop of n-ch X-Gates 8. n-ch Pass Transistors vs. CMOS X-Gates
More informationSequential 4-bit Adder Design Report
UNIVERSITY OF WATERLOO Faculty of Engineering E&CE 438: Digital Integrated Circuits Sequential 4-bit Adder Design Report Prepared by: Ian Hung (ixxxxxx), 99XXXXXX Annette Lo (axxxxxx), 99XXXXXX Pamela
More informationTDA2040. 20W Hi-Fi AUDIO POWER AMPLIFIER
20W Hi-Fi AUDIO POWER AMPLIFIER DESCRIPTION The TDA2040 is a monolithic integrated circuit in Pentawatt package, intended for use as an audio class AB amplifier. Typically it provides 22W output power
More informationPAM8303C. Pin Assignments. Description. Features. Applications. A Product Line of. Diodes Incorporated
Description ULTRA LOW EMI, 3W FILTERLESS MONO CLASS-D AUDIO POWER AMPLIFIER Pin Assignments The is a 3W mono filterless Class-D amplifier with high PSRR and differential input that eliminate noise and
More informationScanning Comparator (ScanComp) Features. General Description. Input/Output Connections. When to Use a Scanning Comparator. clock - Digital Input* 1.
Scanning Comparator (ScanComp) 1.0 Features Scan up to 64 single ended or differential channels automatically Note The number of input and output channels will be limited by the hardware available in the
More informationSpike-Based Sensing and Processing: What are spikes good for? John G. Harris Electrical and Computer Engineering Dept
Spike-Based Sensing and Processing: What are spikes good for? John G. Harris Electrical and Computer Engineering Dept ONR NEURO-SILICON WORKSHOP, AUG 1-2, 2006 Take Home Messages Introduce integrate-and-fire
More information1.1 Silicon on Insulator a brief Introduction
Table of Contents Preface Acknowledgements Chapter 1: Overview 1.1 Silicon on Insulator a brief Introduction 1.2 Circuits and SOI 1.3 Technology and SOI Chapter 2: SOI Materials 2.1 Silicon on Heteroepitaxial
More informationNyquist data converter fundamentals Tuesday, February 8th, 9:15 11:35
Sampling switches, charge injection, Nyquist data converter fundamentals Tuesday, February 8th, 9:15 11:35 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo
More informationAlpha CPU and Clock Design Evolution
Alpha CPU and Clock Design Evolution This lecture uses two papers that discuss the evolution of the Alpha CPU and clocking strategy over three CPU generations Gronowski, Paul E., et.al., High Performance
More informationMAX14760/MAX14762/MAX14764 Above- and Below-the-Rails Low-Leakage Analog Switches
19-652; Rev 1; 8/12 EVALUATION KIT AVAILABLE MAX1476// General Description The MAX1476// analog switches are capable of passing bipolar signals that are beyond their supply rails. These devices operate
More informationA 0.18µm CMOS Low-Power Charge-Integration DPS for X-Ray Imaging
IEEE BioCAS 2009 Intro ADC Dark Gain Bias Results Conclusions 1/23 A 0.18µm CMOS Low-Power Charge-Integration DPS for X-Ray Imaging Roger Figueras 1, Justo Sabadell 2, Josep Maria Margarit 1, Elena Martín
More informationMulti-Carrier GSM with State of the Art ADC technology
Multi-Carrier GSM with State of the Art ADC technology Analog Devices, October 2002 revised August 29, 2005, May 1, 2006, May 10, 2006, November 30, 2006, June 19, 2007, October 3, 2007, November 12, 2007
More informationCurrent vs. Voltage Feedback Amplifiers
Current vs. ltage Feedback Amplifiers One question continuously troubles the analog design engineer: Which amplifier topology is better for my application, current feedback or voltage feedback? In most
More informationDesign of a Fully Differential Two-Stage CMOS Op-Amp for High Gain, High Bandwidth Applications
Design of a Fully Differential Two-Stage CMOS Op-Amp for High Gain, High Bandwidth Applications Rajkumar S. Parihar Microchip Technology Inc. Rajkumar.parihar@microchip.com Anu Gupta Birla Institute of
More information2.996/6.971 Biomedical Devices Design Laboratory Lecture 4: Power Supplies
2.996/6.971 Biomedical Devices Design Laboratory Lecture 4: Power Supplies Instructor: Dr. Hong Ma Sept. 19, 2007 Key Problem Ideal voltage sources do not exist! Voltage regulators use feedback to reduce
More informationCMOS Binary Full Adder
CMOS Binary Full Adder A Survey of Possible Implementations Group : Eren Turgay Aaron Daniels Michael Bacelieri William Berry - - Table of Contents Key Terminology...- - Introduction...- 3 - Design Architectures...-
More informationDithering in Analog-to-digital Conversion
Application Note 1. Introduction 2. What is Dither High-speed ADCs today offer higher dynamic performances and every effort is made to push these state-of-the art performances through design improvements
More informationApplication Report. 1 Introduction. 2 Resolution of an A-D Converter. 2.1 Signal-to-Noise Ratio (SNR) Harman Grewal... ABSTRACT
Application Report SLAA323 JULY 2006 Oversampling the ADC12 for Higher Resolution Harman Grewal... ABSTRACT This application report describes the theory of oversampling to achieve resolutions greater than
More informationSTUDY AND ANALYSIS OF DIFFERENT TYPES OF COMPARATORS
STUDY AND ANALYSIS OF DIFFERENT TYPES OF COMPARATORS A Thesis submitted in partial fulfillment of the requirements for the degree of Bachelor of Technology In Electronics and Communication Engineering
More informationContinuous-Time Converter Architectures for Integrated Audio Processors: By Brian Trotter, Cirrus Logic, Inc. September 2008
Continuous-Time Converter Architectures for Integrated Audio Processors: By Brian Trotter, Cirrus Logic, Inc. September 2008 As consumer electronics devices continue to both decrease in size and increase
More informationFM Radio Transmitter & Receiver Modules
FM Radio Transmitter & Receiver Modules T5 / R5 Features MINIATURE SIL PACKAGE FULLY SHIELDED DATA RATES UP TO 128KBITS/S RANGE UPTO 300 METRES SINGLE SUPPLY VOLTAGE INDUSTRY PIN COMPATIBLE QFMT5-434 TEMP
More informationPS25202 EPIC Ultra High Impedance ECG Sensor Advance Information
EPIC Ultra High Impedance ECG Sensor Advance Information Data Sheet 291498 issue 2 FEATURES Ultra high input resistance, typically 20GΩ. Dry-contact capacitive coupling. Input capacitance as low as 15pF.
More information16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP AD7490
Data Sheet FEATURES Fast throughput rate: 1 MSPS Specified for VDD of 2.7 V to 5.25 V Low power at maximum throughput rates 5.4 mw maximum at 870 ksps with 3 V supplies 12.5 mw maximum at 1 MSPS with 5
More informationTire pressure monitoring
Application Note AN601 Tire pressure monitoring 1 Purpose This document is intended to give hints on how to use the Intersema pressure sensors in a low cost tire pressure monitoring system (TPMS). 2 Introduction
More informationApplication Note: Spread Spectrum Oscillators Reduce EMI for High Speed Digital Systems
Application Note: Spread Spectrum Oscillators Reduce EMI for High Speed Digital Systems Introduction to Electro-magnetic Interference Design engineers seek to minimize harmful interference between components,
More informationA 10,000 Frames/s 0.18 µm CMOS Digital Pixel Sensor with Pixel-Level Memory
Presented at the 2001 International Solid State Circuits Conference February 5, 2001 A 10,000 Frames/s 0.1 µm CMOS Digital Pixel Sensor with Pixel-Level Memory Stuart Kleinfelder, SukHwan Lim, Xinqiao
More informationLC 2 MOS Signal Conditioning ADC with RTD Excitation Currents AD7711
FEATURES Charge-Balancing ADC 24 Bits, No Missing Codes 0.0015% Nonlinearity 2-Channel Programmable Gain Front End Gains from 1 to 128 1 Differential Input 1 Single-Ended Input Low-Pass Filter with Programmable
More informationAN1636 APPLICATION NOTE
AN1636 APPLICATION NOTE UNDERSTANDING AND MINIMISING ADC CONVERSION ERRORS 1 INTRODUCTION By Microcontroller Division Applications The purpose of this document is to explain the different ADC errors and
More informationLow Voltage Microphone Preamplifier with Variable Compression and Noise Gating SSM2167
Data Sheet Low Voltage Microphone Preamplifier with Variable Compression and Noise Gating SSM267 FEATURES PIN CONFIGURATION Complete microphone conditioner in a 0-lead package Single 3 V operation Low
More informationOp-Amp Simulation EE/CS 5720/6720. Read Chapter 5 in Johns & Martin before you begin this assignment.
Op-Amp Simulation EE/CS 5720/6720 Read Chapter 5 in Johns & Martin before you begin this assignment. This assignment will take you through the simulation and basic characterization of a simple operational
More informationJeff Thomas Tom Holmes Terri Hightower. Learn RF Spectrum Analysis Basics
Jeff Thomas Tom Holmes Terri Hightower Learn RF Spectrum Analysis Basics Learning Objectives Name the major measurement strengths of a swept-tuned spectrum analyzer Explain the importance of frequency
More informationµpd6379, 6379A, 6379L, 6379AL
DATA SHEET MOS INTEGRATED CIRCUIT µpd6379, 6379A, 6379L, 6379AL 2-CHANNEL 16-BIT D/A CONVERTER FOR AUDIO APPLICATION The µpd6379 and 6379A are 2-channel 16-bit D/A converters for digital audio signal demodulation.
More informationCMOS Switched-Capacitor Voltage Converters ADM660/ADM8660
CMOS Switched-Capacitor Voltage Converters ADM66/ADM866 FEATURES ADM66: Inverts or Doubles Input Supply Voltage ADM866: Inverts Input Supply Voltage ma Output Current Shutdown Function (ADM866) 2.2 F or
More informationRF Energy Harvesting Circuits
RF Energy Harvesting Circuits Joseph Record University of Maine ECE 547 Fall 2011 Abstract This project presents the design and simulation of various energy harvester circuits. The overall design consists
More informationA Collection of Differential to Single-Ended Signal Conditioning Circuits for Use with the LTC2400, a 24-Bit No Latency Σ ADC in an SO-8
Application Note August 999 A Collection of Differential to Single-Ended Signal Conditioning Circuits for Use with the LTC00, a -Bit No Latency Σ ADC in an SO- By Kevin R. Hoskins and Derek V. Redmayne
More informationA 1-GSPS CMOS Flash A/D Converter for System-on-Chip Applications
A -GSPS CMOS Flash A/D Converter for System-on-Chip Applications Jincheol Yoo, Kyusun Choi, and Ali Tangel Department of Computer Science & Department of Computer & Engineering Communications Engineering
More information'Possibilities and Limitations in Software Defined Radio Design.
'Possibilities and Limitations in Software Defined Radio Design. or Die Eierlegende Wollmilchsau Peter E. Chadwick Chairman, ETSI ERM_TG30, co-ordinated by ETSI ERM_RM Software Defined Radio or the answer
More informationMicrocomputers. Analog-to-Digital and Digital-to-Analog Conversion
Microcomputers Analog-to-Digital and Digital-to-Analog Conversion 1 Digital Signal Processing Analog-to-Digital Converter (ADC) converts an input analog value to an output digital representation. This
More informationPrecision, Unity-Gain Differential Amplifier AMP03
a FEATURES High CMRR: db Typ Low Nonlinearity:.% Max Low Distortion:.% Typ Wide Bandwidth: MHz Typ Fast Slew Rate: 9.5 V/ s Typ Fast Settling (.%): s Typ Low Cost APPLICATIONS Summing Amplifiers Instrumentation
More informationAP2428.01. A/D Converter. Analog Aspects. C500 and C166 Microcontroller Families. Microcontrollers. Application Note, V 1.
Application Note, V 1.0, May 2001 AP2428.01 A/D Converter C500 and C166 Microcontroller Families Analog Aspects Microcontrollers Never stop thinking. A/D Converter Revision History: 2001-05 V1.0 Previous
More informationApplication of Rail-to-Rail Operational Amplifiers
Application Report SLOA039A - December 1999 Application of Rail-to-Rail Operational Amplifiers Andreas Hahn Mixed Signal Products ABSTRACT This application report assists design engineers to understand
More informationDAC1401D125. Dual 14-bit DAC, up to 125 Msps. The DAC1401D125 is pin compatible with the AD9767, DAC2904 and DAC5672.
Rev. 03 2 July 2012 Product data sheet 1. General description The is a dual port, high-speed, 2-channel CMOS Digital-to-Analog Converter (DAC), optimized for high dynamic performance with low power dissipation.
More informationLow Power AMD Athlon 64 and AMD Opteron Processors
Low Power AMD Athlon 64 and AMD Opteron Processors Hot Chips 2004 Presenter: Marius Evers Block Diagram of AMD Athlon 64 and AMD Opteron Based on AMD s 8 th generation architecture AMD Athlon 64 and AMD
More informationPIN CONFIGURATION FEATURES ORDERING INFORMATION ABSOLUTE MAXIMUM RATINGS. D, F, N Packages
DESCRIPTION The µa71 is a high performance operational amplifier with high open-loop gain, internal compensation, high common mode range and exceptional temperature stability. The µa71 is short-circuit-protected
More informationUNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences Elad Alon Homework #4 Solutions EECS141 PROBLEM 1: Shoot-Through Current In this problem,
More informationReading: HH Sections 4.11 4.13, 4.19 4.20 (pgs. 189-212, 222 224)
6 OP AMPS II 6 Op Amps II In the previous lab, you explored several applications of op amps. In this exercise, you will look at some of their limitations. You will also examine the op amp integrator and
More informationAn All-Digital Phase-Locked Loop with High Resolution for Local On-Chip Clock Synthesis
An All-Digital Phase-Locked Loop with High Resolution for Local On-Chip Clock Synthesis Oliver Schrape 1, Frank Winkler 2, Steffen Zeidler 1, Markus Petri 1, Eckhard Grass 1, Ulrich Jagdhold 1 International
More informationClocking. Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 Clocks 1
ing Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 s 1 Why s and Storage Elements? Inputs Combinational Logic Outputs Want to reuse combinational logic from cycle to cycle 6.884 - Spring 2005 2/18/05
More informationUNDERSTANDING AND CONTROLLING COMMON-MODE EMISSIONS IN HIGH-POWER ELECTRONICS
Page 1 UNDERSTANDING AND CONTROLLING COMMON-MODE EMISSIONS IN HIGH-POWER ELECTRONICS By Henry Ott Consultants Livingston, NJ 07039 (973) 992-1793 www.hottconsultants.com hott@ieee.org Page 2 THE BASIC
More informationPass Gate Logic An alternative to implementing complex logic is to realize it using a logic network of pass transistors (switches).
Pass Gate Logic n alternative to implementing complex logic is to realize it using a logic network of pass transistors (switches). Switch Network Regeneration is performed via a buffer. We have already
More informationSG2525A SG3525A REGULATING PULSE WIDTH MODULATORS
SG2525A SG3525A REGULATING PULSE WIDTH MODULATORS 8 TO 35 V OPERATION 5.1 V REFERENCE TRIMMED TO ± 1 % 100 Hz TO 500 KHz OSCILLATOR RANGE SEPARATE OSCILLATOR SYNC TERMINAL ADJUSTABLE DEADTIME CONTROL INTERNAL
More informationTDA2040. 20W Hi-Fi AUDIO POWER AMPLIFIER
20W Hi-Fi AUDIO POWER AMPLIFIER DESCRIPTION The TDA2040 is a monolithic integrated circuit in Pentawatt package, intended for use as an audio class AB amplifier. Typically it provides 22W output power
More information