DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs



Similar documents
DM74LS151 1-of-8 Line Data Selector/Multiplexer

DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers

DM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs

DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

DM74157 Quad 2-Line to 1-Line Data Selectors/Multiplexers

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

DM74LS00 Quad 2-Input NAND Gate

DM74LS05 Hex Inverters with Open-Collector Outputs

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer


74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

DM74121 One-Shot with Clear and Complementary Outputs

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

54157 DM54157 DM74157 Quad 2-Line to 1-Line Data Selectors Multiplexers

74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer

74AC191 Up/Down Counter with Preset and Ripple Clock

MM74HC273 Octal D-Type Flip-Flops with Clear

Quad 2-Line to 1-Line Data Selectors Multiplexers

54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control

MM74HC174 Hex D-Type Flip-Flops with Clear

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

DM54161 DM74161 DM74163 Synchronous 4-Bit Counters

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

CD4013BC Dual D-Type Flip-Flop

MM74HC4538 Dual Retriggerable Monostable Multivibrator

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

MM74HC14 Hex Inverting Schmitt Trigger

5485 DM5485 DM Bit Magnitude Comparators

5495A DM Bit Parallel Access Shift Registers

DM74LS373/DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

DM54LS260 DM74LS260 Dual 5-Input NOR Gate

DM74184 DM74185A BCD-to-Binary and Binary-to-BCD Converters

54LS169 DM54LS169A DM74LS169A Synchronous 4-Bit Up Down Binary Counter

54LS193 DM54LS193 DM74LS193 Synchronous 4-Bit Up Down Binary Counters with Dual Clock

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648 SOIC D SUFFIX CASE 751B

74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs

CD4511BM CD4511BC BCD-to-7 Segment Latch Decoder Driver

CD4013BC Dual D-Type Flip-Flop

MM74C74 Dual D-Type Flip-Flop

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

Features. Instruction. Decoder Control Logic, And Clock Generators. Address Compare amd Write Enable. Protect Register V PP.

MM54C150 MM74C Line to 1-Line Multiplexer

HCF4056B BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION

Fairchild Solutions for 133MHz Buffered Memory Modules

TIL311 HEXADECIMAL DISPLAY WITH LOGIC

CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary Counters

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

Features INSTRUCTION DECODER CONTROL LOGIC AND CLOCK GENERATORS COMPARATOR AND WRITE ENABLE EEPROM ARRAY READ/WRITE AMPS 16

CD4008BM CD4008BC 4-Bit Full Adder

3-to-8 line decoder, demultiplexer with address latches

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

74F168*, 74F169 4-bit up/down binary synchronous counter

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook

CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger

. MEDIUM SPEED OPERATION - 8MHz . MULTI-PACKAGE PARALLEL CLOCKING FOR HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

Obsolete Product(s) - Obsolete Product(s)

HCF4070B QUAD EXCLUSIVE OR GATE

DS1220Y 16k Nonvolatile SRAM

HCF4081B QUAD 2 INPUT AND GATE

MC10SX1190. Fibre Channel Coaxial Cable Driver and Loop Resiliency Circuit

HCF4028B BCD TO DECIMAL DECODER

MC14008B. 4-Bit Full Adder

DS1220Y 16k Nonvolatile SRAM

Hexadecimal and Numeric Indicators. Technical Data

Features. Modulation Frequency (khz) VDD. PLL Clock Synthesizer with Spread Spectrum Circuitry GND

CAT28C64B F R E E. 64K-Bit CMOS PARALLEL EEPROM L E A D FEATURES DESCRIPTION BLOCK DIAGRAM

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)

CMOS, the Ideal Logic Family

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

54LS174,54LS175,DM54LS174,DM54LS175, DM74LS174,DM74LS175

HCC4541B HCF4541B PROGRAMMABLE TIMER

Features. Applications

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

.LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC154 4 TO 16 LINE DECODER/DEMULTIPLEXER. HIGH SPEED tpd = 15 ns (TYP.) at VCC =5V

DS1225Y 64k Nonvolatile SRAM

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

How To Power A Power Supply On A Microprocessor (Mii) Or Microprocessor Power Supply (Miio) (Power Supply) (Microprocessor) (Miniio) Or Power Supply Power Control (Power) (Mio) Power Control

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

1-of-4 decoder/demultiplexer

HCC/HCF4032B HCC/HCF4038B

LM566C Voltage Controlled Oscillator

HCF4010B HEX BUFFER/CONVERTER (NON INVERTING)

DATA SHEET. HEF40374B MSI Octal D-type flip-flop with 3-state outputs. For a complete data sheet, please also download: INTEGRATED CIRCUITS

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

Semiconductor MSM82C43

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

Transcription:

DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits to drive common cathode type LED displays directly. Ordering Code: Connection Diagram Pin Descriptions Logic Symbol V CC = Pin 16 GND = PIN 8 October 1988 Revised March 2000 Order Number Package Number Package Description DM9638N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Pin Name A0 A3 RBO RBI a g LE Description Address (Data) Inputs Ripple Blanking Output (Active LOW) Ripple Blanking Input (Active LOW) Segment Drivers-Outputs Latch Enable Input (Active LOW) DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs 2000 Fairchild Semiconductor Corporation DS009796 www.fairchildsemi.com

DM9368 Truth Table *The RBI will blank the display only if a binary zero is stored in the latches. *The RBO used as an input overrides all other input conditions. H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Functional Description The DM9368 is a 7-segment decoder driver designed to drive 7-segment common cathode LED displays. The DM9368 drives any common cathode LED display rated at a nominal 20 ma at 1.7V per segment without need for current limiting resistors. This device accepts a 4-bit binary code and produces output drive to the appropriate segments of the 7-segment display. It has a hexadecimal decode format which produces numeric codes 0 thru 9 and alpha codes A through F using upper and lower case fonts. Latches on the four data inputs are controlled by an active LOW latch enable LE. When the LE is LOW, the state of the outputs is determined by the input data. When the LE goes HIGH, the last data present at the inputs is stored in the latches and the outputs remain stable. The LE pulse width necessary to accept and store data is typically 30 ns which allows data to be strobed into the DM9368 at normal TTL speeds. This feature means that data can be routed directly from high speed counters and frequency dividers into the display without slowing down the system clock or providing intermediate data storage. Another feature of the DM9368 is that the unit loading on the data inputs is very low ( 100 µa Max) when the latch enable is HIGH. This allows DM9368s to be driven from an MOS device in multiplex mode without the need for drivers on the data lines. The DM9368 also has provision for automatic blanking of the leading and/or trailing edge zeros in a multidigit decimal number, resulting in an easily readable decimal display conforming to normal writing practice. In an eight digit mixed integer fraction decimal representation, using the automatic blanking capability, 0060.0300 would be displayed as 60.03. Leading edge zero suppression is obtained by connecting the Ripple Blanking Output (RBO) of a decoder to the Ripple Blanking Input (RBI) of the next lower stage device. The most significant decoder stage should have the RBI input grounded; and since suppression of the least significant integer zero in a number is not usually desired, the RBI input of this decoder stage should be left open. A similar procedure for the fractional part of a display will provide automatic suppression of trailing edge zeros. The RBO terminal of the decoder can be OR-tied with a modulating signal via an isolating buffer to achieve pulse duration intensity modulation. A suitable signal can be generated for this purpose by forming a variable frequency multivibrator with a cross coupled pair of TTL or DTL gates. www.fairchildsemi.com 2

Logic Diagram DM9368 Numerical Designations Parallel Data Display System with Ripply Blanking Common Cathode LED Display 3 www.fairchildsemi.com

DM9368 Display Demultiplexing System with Ripple Blanking Common Cathode LED Display Note: Digit address data must be non-overlapping. Standard TTL decoders like the 9301, 9311, 7442 or 74155 must be strobed, since the address decoding glitches could cause erroneous data to be strobed into the latches. www.fairchildsemi.com 4

Absolute Maximum Ratings(Note 1) Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range 0 C to +70 C Storage Temperature Range 65 C to +150 C Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions table will define the conditions for actual device operation. DM9368 Recommended Operating Conditions Symbol Parameter Min Nom Max Units V CC Supply Voltage 4.75 5 5.25 V V IH HIGH Level Input Voltage 2 V V IL LOW Level Input Voltage 0.8 V I OH HIGH Level Output Current 80 µa I OL LOW Level Output Current RBO 3.2 ma T A Free Air Operating Temperature 0 70 C t S (H) Setup Time HIGH 30 ns t H (H) Hold Time HIGH 0 ns t S (L) Setup Time LOW 20 ns t H (L) Hold Time LOW 0 ns t W (L) LE Pulse Width LOW 45 ns I OH Segment Output HIGH Current 16 22 ma I OL Segment Output LOW Current 250 250 µa Electrical Characteristics Over recommended operating free air temperature range (unless otherwise noted) Typ Symbol Parameter Conditions Min (Note 2) Max Units V I Input Clamp Voltage V CC = Min, I I = 12 ma 1.5 V V OH HIGH Level V CC = Min, I OH = Max, Output Voltage V IL = Max 2.4 3.4 V V OL LOW Level V CC = Min, I OL = Max, Output Voltage V IH = Min 0.2 0.4 V I I Input Current @ Max Input Voltage V CC = Max, V I = 5.5V 1 ma I IH HIGH Level Input Current V CC = Max, V I = 2.4V 40 µa I IL LOW Level Input Current V CC = Max, V I = 0.4V 1.6 ma I OS Short Circuit Output Current V CC = Max (Note 3) 18 57 ma I CC Supply Current V CC = Max, Outputs OPEN, Data & Latch Inputs = 0V 67 ma Note 2: All typicals are at V CC = 5V, T A = 25 C. Note 3: Not more than one output should be shorted at a time. Switching Characteristics V CC = 5.0V, T A = 25 C C L = 15 pf, R L = 100Ω Symbol Parameter Min Max t PLH Propagation Delay 50 t PHL A n to a g 75 t PLH Propagation Delay 70 t PHL LE to a g 90 Units ns ns 5 www.fairchildsemi.com

DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 6 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com