Survey of CAE Software Companies



Similar documents
Consulting. IEEE Joint Meeting Rockford, March 28, ROY LEVENTHAL

EMI-EMC Theory and Troubleshooting

Electromagnetic and Circuit Co-Simulation and the Future of IC and Package Design. Zoltan Cendes

ZUKEN Soluzioni dinamiche per progettare sistemi Automotive. Claudio Meola Account Manager

Automated EMC Rule Checking for PCB Designs in the Real-World

CST

PCB Radiation Mechanisms: Using Component-Level Measurements to

Streamlining the creation of high-speed interconnect on digital PCBs

CIRCUITS AND SYSTEMS- Assembly and Printed Circuit Board (PCB) Package Mohammad S. Sharawi ASSEMBLY AND PRINTED CIRCUIT BOARD (PCB) PACKAGE

Cadence SiP Design Connectivity-driven implementation and optimization of singleor multi-chip SiPs

On One Approach to Scientific CAD/CAE Software Developing Process

CONDUCTED EMISSION MEASUREMENT OF A CELL PHONE PROCESSOR MODULE

Power Noise Analysis of Large-Scale Printed Circuit Boards

Agilent EEsof EDA.

Addressing the DDR3 design challenges using Cadence DDR3 Design-In Kit

Module 22: Signal Integrity

IDT80HSPS1616 PCB Design Application Note - 557

Modeling Physical Interconnects (Part 3)

IC-EMC Simulation of Electromagnetic Compatibility of Integrated Circuits

IBIS for SSO Analysis

PL-277x Series SuperSpeed USB 3.0 SATA Bridge Controllers PCB Layout Guide

CHIP-PKG-PCB Co-Design Methodology

Measurement of Multi-Port S-Parameters using Four-Port Network Analyzer

Moving Higher Data Rate Serial Links into Production Issues & Solutions. Session 8-FR1

Application Note. PCIEC-85 PCI Express Jumper. High Speed Designs in PCI Express Applications Generation GT/s

3D modeling in PCI Express Gen1 and Gen2 high speed SI simulation

ANN Based Modeling of High Speed IC Interconnects. Q.J. Zhang, Carleton University

X2Y Solution for Decoupling Printed Circuit Boards

Macromodels of Packages Via Scattering Data and Complex Frequency Hopping

Power Delivery Network (PDN) Analysis

Zuken, Soluzioni per il mondo dell interconnessione

Twinax Intra Pair Skew Comparison Report Various Lengths and Competitors Tested

Automotive EMI System

PICAXE VSM Tutorial Part 4

Using Power Aware IBIS v5.0 Behavioral IO Models to Simulate Simultaneous Switching Noise

Digital Systems. Role of the Digital Engineer

State-of-Art (SoA) System-on-Chip (SoC) Design HPC SoC Workshop

Realize Your Product Promise. DesignerSI

LEDs offer a more energy efficient and no radiated heat, no Ultra Violet light solution to replace some halogen lamp applications.

Power Rating Simulation of the new QNS connector generation

Circuit Simulation and Technical Support Tools

Minimizing crosstalk in a high-speed cable-connector assembly.

POWER FORUM, BOLOGNA

Perturbation of near-field scan from connected cables Sørensen, Morten; Franek, Ondrej; Pedersen, Gert F.; Baltsen, Knud A.

Time and Frequency Domain Analysis for Right Angle Corners on Printed Circuit Board Traces

StarRC Custom: Next-Generation Modeling and Extraction Solution for Custom IC Designs

Eatman Associates 2014 Rockwall TX rev. October 1, Striplines and Microstrips (PCB Transmission Lines)

A NEAR FIELD INJECTION MODEL FOR SUSCEPTIBILITY PREDICTION IN INTEGRATED CIRCUITS

CADSTAR Training Centre >>>

IC 1101 Basic Electronic Practice for Electronics and Information Engineering

AP Microcontroller. EMC Design Guidelines for Microcontroller Board Layout. Microcontrollers. Application Note, V 3.

Forum R.F.& Wireless, Milano il 14 Febbraio 2008 Dr. Emmanuel Leroux Technical Sales Manager for Italy

Designing a Printed Circuit Board

design Synopsys and LANcity

Simulation électromagnétique 3D et câblage, exemples dans l'automobile et aéronautique :

Forum R.F.& Wireless, Roma il 21 Ottobre 2008 Dr. Emmanuel Leroux Country Manager for Italy

MID, Flexible Circuits or Printed Circuit Boards? Technology Selection Based on Virtual Prototypes. 1 MID Congress 2010

Application Note: PCB Design By: Wei-Lung Ho

Simulation and Design of Printed Circuit Boards Utilizing Novel Embedded Capacitance Material

Designing the NEWCARD Connector Interface to Extend PCI Express Serial Architecture to the PC Card Modular Form Factor

Automating Inter-Layer In-Design Checks in Rigid-Flex PCBs

IIB. Complete PCB Design Using OrCAD Capture and PCB Editor. Kraig Mitzner. ~»* ' AMSTERDAM BOSTON HEIDELBERG LONDON ^ i H

11. High-Speed Differential Interfaces in Cyclone II Devices

ADS for your RF Board Design Flow

Guidelines for Designing High-Speed FPGA PCBs

Agilent Stripline TRL Calibration Fixtures for 10-Gigabit Interconnect Analysis. White Paper

Unlimited Product Licensing Cost-Effectively Eliminate Design Bottlenecks. Dr Ivan Pesic

Influence of the Socket on Chip-level ESD Testing

Design-Kits, Libraries & IPs

ANSYS for Tablet Computer Design

AVX EMI SOLUTIONS Ron Demcko, Fellow of AVX Corporation Chris Mello, Principal Engineer, AVX Corporation Brian Ward, Business Manager, AVX Corporation

Introduction to Printed Circuit Board Design For EMC Compliance

Wireless Sensor Networks

Writing Gerber Files from Cadence APD/Allegro for NETEX-G

An Advanced Behavioral Buffer Model With Over-Clocking Solution. Yingxin Sun, Joy Li, Joshua Luo IBIS Summit Santa Clara, CA Jan.

The Power of Electrical Engineering

3. On the top menu bar, click on File > New > Project as shown in Fig. 2 below: Figure 2 Window for Orcad Capture CIS

CADENCE LAYOUT TUTORIAL

Basics of Simulation Technology (SPICE), Virtual Instrumentation and Implications on Circuit and System Design

Uncompromising Integrity. Making 100Gb/s deployments as easy as 10Gb/s

Multilevel Socket Technologies

TIMING-DRIVEN PHYSICAL DESIGN FOR DIGITAL SYNCHRONOUS VLSI CIRCUITS USING RESONANT CLOCKING

PCB Design Conference - East Keynote Address EMC ASPECTS OF FUTURE HIGH SPEED DIGITAL DESIGNS

Warnings: This manual is intended to guide a technicians or customers who would like to repair DBL's

VDI 2206 Prof. Dr. Magdy M. Abdelhameed

Using Pre-Emphasis and Equalization with Stratix GX

Agilent Improved Method for Characterizing and Modeling Gigabit Flex-Circuit Based Interconnects. White Paper

Design Principles for EMI/EMC Compliant, Industrial Grade Products for Global Market

Backplane Ethernet Study Group Market Drivers and Cost Considerations in Support of 40 inch average grade FR4 backplane links at 10Gb/s per lane

Rapid System Prototyping with FPGAs

USB 3.1 Channel Loss Budgets

Reproducing system-level bulk current injection test in direct power injection setup for multiple-port DUTs

IC-EMC v2 Application Note. A model of the Bulk Current Injection Probe

For MRI Scanners, Equipment, and MRI Body Coils

This application note is written for a reader that is familiar with Ethernet hardware design.

Caliber Interconnect Solutions

Transcription:

Survey of CAE Software Companies Design Tasks They are Active in 1

This Survey Dates From 2002 Warning: The CAE commercial software tool marketplace is dynamic and this survey by me is dated. Two additional, more current, web pages to reference are: The IEEE Society maintains a list of resources at: http://www.ieeeaps.org/emlib/emlib.html This list is orientated to EMI-EMC software including freeware. Professor Todd Hubing maintains a list of CEM programs at: http://www.cvel.clemson.edu/modeling/emag/csoft.html 2

Co-operation Amongst Software Companies No one company covers all design tasks at once. Indeed, I would question their focus and excellence at anything if they tried to cover too much of the design space at once. However in the tables that follow you will be able to see that all simulator companies, taken together, cover almost all of the bases in the design space. 3

Co-operation Amongst Software Companies (cont.) This suggests that today s design challenges could be well met if the simulator companies work together as a team. Further, I suggest that those companies that can cooperate with potential competitors will continue to survive, evolve and succeed. I believe that those companies that cannot cooperate with potential rivals will not survive and be eliminated as unfit. 4

Software Companies Providing CAE Tools (cont.) Key Company URL EMCS EMCoS http://www.emcos.com/ FLO Flomerics/FloEMC http://www.floemc.com/ FU Fujitsu http://www.accufield.com/ M Magma Design http://www.magmada.com/c/@saaxeynp3_muw/pages/index.html Automation OEA OEA International http://www.oea.com/ OP OptEM http://www.optem.com Q Quantic EMC http://www.quantic-emc.com S Silvaco http://www.silvaco.com/homepage.html SIG Sigrity http://www.sigrity.com SIM SimLab http://www.simlab-emc.com SIS SiSoft http://www.sisoft.com 5

Software Companies Providing CAE Tools (cont.) Key Company URL SOS SoftSim http://www.technology-sources.com SON Sonnet http://www.sonnetusa.com SYN Synopsys http://www.synopsys.com/ T Tanner EDA http://www.tanner.com/eda W Wavecrest http://www.wavecrest.com/ ZE Zeland http://www.zeland.com/ ZU Zuken http://www.zuken.com 6

Model Extraction: Die and Package Task IC Die IC Package TCAD active cell simulation Active cell SPICE extraction Interconnect SPICE extraction IBIS generation &/or validation S, Y, Z matrix extraction S AST OEA OP S T AST C M OEA OP S SIG SYN T ZE AST OP SIS ZU AN AST OP ZE AST AN AST B C OEA OP SIG SIS ZE AST C SIS AST B OP SIG SIS ZE 7

Model Extraction: Topology,.ebd, Stackup, Cables, Connectors, etc. Task Interconnect SPICE extraction ICEM 62014-3 variables extract S, Y, Z matrix extraction E & H vector extraction Virtual: Topology, Etch & Stackup AST C OP Q S SIG SIM SIS S AST OP SIG SIS AST Components, Cables, Connectors, Boards, etc. AST B C CST EMCS OEA OP Q SIG SIM SON SYN W ZE AST B CST EMCS OP SIG SYN ZE AST B CST EMCS Q ZE 8

Simulation: Die and Package Task IC Die IC Package Signal AST B M OEA OP SYN T ZE AN AST B C CST OEA OP SIG SOS SON ZE Power B M OEA ZE AN AST B CST OEA SIG ZE Crosstalk Coupling AST B M OEA OP SYN T ZE AST B C CST OEA OP SIG SOS SON ZE EMI AST B S SYN ZE AST B CST S SIG SOS SYN ZE 9

Simulation: Topology (Schematic) & Board Layout Task Topology PCB Signal Power Crosstalk Coupling AL AST C OP Q SIG SIS SOS AST SIG AST C OP Q SIG SIS AL AN AST B C EMCS FU OEA OP Q SIM SIS SOS SON W ZE AN AST B C EMCS FU OEA SIG ZE AN AST B C EMCS FU OEA OP Q SIG SIM SIS SOS SON W ZE EMI AST C SIG AST B C EMCS FLO FU Q SIG SIM SOS ZE 10

Simulation: Board-to-Board and System Task PCB to PCB System Signal Power Crosstalk Coupling EMI AST C CST EMCS FU OEA OP Q SIG SIM SIS SOS W ZE AST CST EMCS FLO FU OEA SIG ZE AST C CST EMCS FU OEA OP Q SIG SIM SOS W ZE AST CST EMCS FU Q SIG SIM SIS ZE C EMCS FU OEA OP SIG EMCS FLO FU SIG C EMCS FU OP SIG AN EMCS FLO FU SIG 11