DDR3 DIMM Slot Interposer



Similar documents
Features. DDR3 Unbuffered DIMM Spec Sheet

GR2DR4B-EXXX/YYY/LP 1GB & 2GB DDR2 REGISTERED DIMMs (LOW PROFILE)

Memory Module Specifications KVR667D2D4F5/4G. 4GB 512M x 72-Bit PC CL5 ECC 240-Pin FBDIMM DESCRIPTION SPECIFICATIONS

DDR4 Memory Technology on HP Z Workstations

Features. DDR SODIMM Product Datasheet. Rev. 1.0 Oct. 2011

DDR3 SDRAM UDIMM MT8JTF12864A 1GB MT8JTF25664A 2GB

Technical Note DDR2 Offers New Features and Functionality

are un-buffered 200-Pin Double Data Rate (DDR) Synchronous DRAM Small Outline Dual In-Line Memory Module (SO-DIMM). All devices

DDR2 Specific SDRAM Functions

Table 1: Address Table

Memory Configuration Guide

ADQYF1A08. DDR2-1066G(CL6) 240-Pin O.C. U-DIMM 1GB (128M x 64-bits)

White Paper David Hibler Jr Platform Solutions Engineer Intel Corporation. Considerations for designing an Embedded IA System with DDR3 ECC SO-DIMMs

DDR3(L) 4GB / 8GB UDIMM

Memory Configuration Guide

Tuning DDR4 for Power and Performance. Mike Micheletti Product Manager Teledyne LeCroy

Tuning DDR4 for Power and Performance. Mike Micheletti Product Manager Teledyne LeCroy

1.55V DDR2 SDRAM FBDIMM

Making Basic Measurements. Publication Number August Training Kit for the Agilent Technologies Series Logic Analysis System

Dual DIMM DDR2 and DDR3 SDRAM Interface Design Guidelines

Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance

Table 1 SDR to DDR Quick Reference

ADATA Technology Corp. DDR3-1600(CL11) 240-Pin VLP ECC U-DIMM 4GB (512M x 72-bit)

Memory Module Specifications KVR667D2D8F5/2GI. 2GB 256M x 72-Bit PC CL5 ECC 240-Pin FBDIMM DESCRIPTION SPECIFICATIONS

Features. DDR3 SODIMM Product Specification. Rev. 1.7 Feb. 2016

Free 15-day trial. Signata Waveform Viewer Datasheet

Agilent Technologies E8047B Analysis Probe System for the Intel Xeon Processor Family

Computer Architecture

Enabling Cloud Computing and Server Virtualization with Improved Power Efficiency

Trace Port Analysis for ARM7-ETM and ARM9-ETM Microprocessors

User s Manual HOW TO USE DDR SDRAM

Application Note for General PCB Design Guidelines for Mobile DRAM

DDR2 Unbuffered SDRAM MODULE

Technical Note FBDIMM Channel Utilization (Bandwidth and Power)

Technical Note Design Guide for Two DDR UDIMM Systems

Technical Note. Initialization Sequence for DDR SDRAM. Introduction. Initializing DDR SDRAM

DAC Digital To Analog Converter

DDR SDRAM SODIMM. MT9VDDT1672H 128MB 1 MT9VDDT3272H 256MB MT9VDDT6472H 512MB For component data sheets, refer to Micron s Web site:

Hardware and Layout Design Considerations for DDR4 SDRAM Memory Interfaces

DDR3 SDRAM SODIMM MT8JSF25664HDZ 2GB. Features. 2GB (x64, DR) 204-Pin DDR3 SODIMM. Features. Figure 1: 204-Pin SODIMM (MO-268 R/C A)

DDR2 SDRAM FBDIMM MT18HTF12872FD 1GB MT18HTF25672FD 2GB. Features. 1GB, 2GB (x72, DR) 240-Pin DDR2 SDRAM FBDIMM. Features

Memory technology evolution: an overview of system memory technologies

Fairchild Solutions for 133MHz Buffered Memory Modules

Sentinel-SSO: Full DDR-Bank Power and Signal Integrity. Design Automation Conference 2014

EDI s x32 MCM-L SRAM Family: Integrated Memory Solution for TMS320C3x DSPs

Semiconductor Device Technology for Implementing System Solutions: Memory Modules

V58C2512(804/404/164)SB HIGH PERFORMANCE 512 Mbit DDR SDRAM 4 BANKS X 16Mbit X 8 (804) 4 BANKS X 32Mbit X 4 (404) 4 BANKS X 8Mbit X 16 (164)

DDR Memory Overview, Development Cycle, and Challenges

DDR2 SDRAM SODIMM MT8HTF3264HD 256MB MT8HTF6464HD 512MB MT8HTF12864HD 1GB For component data sheets, refer to Micron s Web site:

DDR2 SDRAM UDIMM MT18HTF6472AY 512MB MT18HTF12872AY 1GB MT18HTF25672AY 2GB MT18HTF51272AY 4GB. Features

ATE for Manufacturing Test. Major ATE Companies: Teradyne, Credence, Agilent, Advantest, NPTest... Agilent 83K. Advantest T6682

DDR2 SDRAM SODIMM MT8HTF6464HDZ 512MB MT8HTF12864HDZ 1GB. Features. 512MB, 1GB (x64, DR) 200-Pin DDR2 SODIMM. Features

DDR2 SDRAM SODIMM MT8HTF12864HZ 1GB MT8HTF25664HZ 2GB. Features. 1GB, 2GB (x64, SR) 200-Pin DDR2 SDRAM SODIMM. Features

DDR2 SDRAM SODIMM MT16HTF12864H 1GB MT16HTF25664H 2GB

EDI s x32 MCM-L SRAM Family: Integrated Memory Solution for TMS320C4x DSPs

ThinkServer PC DDR2 FBDIMM and PC DDR2 SDRAM Memory options boost overall performance of ThinkServer solutions

JEDEC STANDARD DDR2 SDRAM SPECIFICATION JESD79-2B. (Revision of JESD79-2A) JEDEC SOLID STATE TECHNOLOGY ASSOCIATION. January 2005

DDR SDRAM UDIMM MT16VDDT6464A 512MB MT16VDDT12864A 1GB MT16VDDT25664A 2GB

A N. O N Output/Input-output connection

NETWORK ENABLED EQUIPMENT MONITOR

DDR2 SDRAM FBDIMM MT36HTF25672F 2GB MT36HTF51272F 4GB. Features. 2GB, 4GB (x72, DR) 240-Pin DDR2 SDRAM FBDIMM. Features

How To Use A High Definition Oscilloscope

DDR3 SDRAM SODIMM MT8JSF12864HZ 1GB MT8JSF25664HZ 2GB. Features. 1GB, 2GB (x64, SR) 204-Pin Halogen-Free DDR3 SDRAM SO- DIMM.

DDR2 SDRAM SODIMM MT4HTF6464HZ 512MB. Features. 512MB (x64, SR) 200-Pin DDR2 SODIMM. Features. Figure 1: 200-Pin SODIMM (MO-224 R/C C)

APPLICATION NOTE GaGe CompuScope based Lightning Monitoring System

Application Note 132. Introduction. Voice Video and Data Communications using a 2-Port Switch and Generic Bus Interface KSZ MQL/MVL

11. High-Speed Differential Interfaces in Cyclone II Devices

Disturbance Recoder SPCR 8C27. Product Guide

Extended Boundary Scan Test breaching the analog ban. Marcel Swinnen, teamleader test engineering

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

White Paper Utilizing Leveling Techniques in DDR3 SDRAM Memory Interfaces

Keysight Series Portable Logic Analyzers. Data Sheet

Address Summary Table: 128MB 256MB 512MB 1GB 2GB Module

What is LOG Storm and what is it useful for?

Contents. 1. Trends 2. Markets 3. Requirements 4. Solutions

High-Speed Inter Connect (HSIC) Solution

DDR3 SDRAM SODIMM MT16JSF25664HZ 2GB MT16JSF51264HZ 4GB. Features. 2GB, 4GB (x64, DR) 204-Pin Halogen-Free DDR3 SODIMM. Features

DDR SDRAM SODIMM. MT8VDDT3264H 256MB 1 MT8VDDT6464H 512MB For component data sheets, refer to Micron s Web site:

Memory interfaces. Support logic for memory modules and other memory subsystems

DDR2 SDRAM FBDIMM MT9HTF6472F 512MB MT9HTF12872F 1GB. Features. 512MB, 1GB (x72, SR) 240-Pin DDR2 SDRAM FBDIMM. Features

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

SafeSPI - Serial Peripheral Interface for Automotive Safety

Configuring and using DDR3 memory with HP ProLiant Gen8 Servers

Technical Note. DDR3 Point-to-Point Design Support. Introduction. TN-41-13: DDR3 Point-to-Point Design Support. Introduction

Standard: 64M x 8 (9 components)

Table Of Contents. Page 2 of 26. *Other brands and names may be claimed as property of others.

Debug and Validation of High Performance Mixed Signal Designs

What is the difference between an equivalent time sampling oscilloscope and a real-time oscilloscope?

Mobile SDRAM. MT48H16M16LF 4 Meg x 16 x 4 banks MT48H8M32LF 2 Meg x 32 x 4 banks

AN 223: PCI-to-DDR SDRAM Reference Design

ThinkServer PC DDR3 1333MHz UDIMM and RDIMM PC DDR3 1066MHz RDIMM options for the next generation of ThinkServer systems TS200 and RS210

AND8336. Design Examples of On Board Dual Supply Voltage Logic Translators. Prepared by: Jim Lepkowski ON Semiconductor.

Highlights of the High- Bandwidth Memory (HBM) Standard

- Nishad Nerurkar. - Aniket Mhatre

DDR3 SDRAM UDIMM MT16JTF25664AZ 2GB MT16JTF51264AZ 4GB MT16JTF1G64AZ 8GB. Features. 2GB, 4GB, 8GB (x64, DR) 240-Pin DDR3 UDIMM.

Transcription:

DDR3 DIMM Slot Interposer DDR3-1867 Digital Validation High Speed DDR3 Digital Validation Passive 240-pin DIMM Slot Interposer Custom Designed for Agilent Logic Analyzers Compatible with Agilent Software Applications Supports all speeds of DDR3 up to DDR3-1867 Supports JEDEC PC3-15000, PC3-12800, PC3-10600, PC3-8500, and PC3-6400 DDR3 modules Passive Interposer Design This interposer is an extender design, does not require a dedicated DIMM slot, and provides a quick & easy connection between your target DDR3 bus and an Agilent logic analyzer. This is a passive interposer with no added buffers to conceal system performance. Software This product comes with logic analyzer setup software, DDR3 protocol decode software and is fully compatible with Agilent s DDR3 Eye Finder software and Protocol Compliance & Analysis tool (B4622A). Figure 1 Full-sensitivity DDR3-1867 Eye Finder results of this interposer. DDR3 Data Eye Finder Software The Agilent DDR3 Eye Finder software (freely available from Agilent) can be used to set valid read and write data eyes for proper state acquisition of DDR3 read and write data. This tool can also be used to analyze the analog characteristics of the read and write data eyes as seen by the logic analyzer. This information can be useful when debugging physical layer issues on the DDR3 data bits (DQ data channels). All DDR3 Data Eye Finder results used in the figures of this datasheet are DDR3-1867 acquisitions using this interposer; highlighting the minimal impact this product has on the DDR3 bus and the data presented to the logic analyzer for storage & reliable analysis. DDR3 Command & Address Eye Scan The Agilent Logic Analyzers Eye Scan tool (fully integrated with the Agilent Logic Analyzer application) can be used to quickly analyze the analog characteristics of the DDR3 command and address bus. With a horizontal resolution of 5ps, EyeScan can be used to identify problem signals quickly for further investigation with an oscilloscope. Results can be viewed for each individual signal or as a composite of multiple signals or buses. All Eye Scan results in this datasheet are DDR3-1867 command/address acquisitions using this interposer. Figure 2 DDR3-1867 EyeScan results of this interposer.

DDR3 Protocol Compliance & Analysis The Agilent DDR3 Protocol Compliance & Analysis tool (Agilent product B4622A, available for purchase separately) enables automated measurement of deep DDR3 bus traces to help identify protocol problem areas and presents an overview of the system performance. Automates DDR3 protocol compliance Quickly identifies protocol violations and timing errors Allow user defined timing parameters Provides test results in HTML format Provides quick overview of DDR3 bus performance Enables fast trigger setup Figure 3 DDR3 Protocol Compliance & Analysis DDR3 Protocol Decode The NT-DDR3-DECODE memory bus decoder (included with this product) integrates with the Agilent Logic Analyzer software and sets up the logic analyzer and decodes the acquired data in a standard listing window. This allows for easy analysis of the DDR3 protocol, addressing, and read/write data from the DDR3 bus. This product also supports the Agilent memory bus decoder (B4621A, available for purchase from Agilent). Figure 4 DDR3-1867 Bus Decode of this interposer. Handles any read or write offsets (latencies) Burst lengths of 4, 8, or On-The-Fly Data Masking Read and Write data decoding

DDR3-1867 Command/Address Acquisition This interposer provides excellent signal fidelity at all speeds of DDR3, including DDR3-1867, as seen in the Eye Capture of the command and address bus of a DDR3-1867 bus using this interposer. Note the large valid data eyes at DDR3-1867 in the figure below. Also, note that this data was acquired with a dual-rank DIMM and the acquisition results seen on the CS# bus represents an overlay of valid, active eyes for CS0# & CS1# and valid, tri-stated CS2#, & CS3#. The BANK and ADDR bus are also overlays of multiple channels (three bank channels and 16 address channels). Figure 5 DDR3-1867 EyeScan results of the interposer.

DDR3-1867 Read & Write Data Eye Acquisition This interposer provides excellent signal fidelity at all speeds of DDR3 - including DDR3-1867 as seen in the DDR3 Eye Finder results below. These results are from a DDR3-1867 bus using this interposer. Note the large valid data eyes for DDR3-1867 write bursts in the figure below. The largest eye is 475 ps by 690 mv and the minimum eye is 285 ps by 595 mv. Figure 6 Full-sensitivity DDR3-1867 Write Data Eye Finder results of the interposer.

Similarly, note the large valid data eye results for DDR3-1867 read data bursts. The largest eye is 525 ps by 600 mv and the minimum eye is 275pS by 360mV. Figure 7 Full-sensitivity DDR3-1867 Read Data Eye Finder results of the interposer. Figure 8 Full-sensitivity DDR3-1867 Read & Write Data Strobe Eye Finder results of the interposer.

DDR3-1867 Bus Decode The high fidelity of the signals, as seen in the previous sections, allows for very accurate state acquisition. This accuracy is critical for digital validation of DDR3, minimizing the time spent validating the connection and setup, and maximizing the time spent validating the target DDR3 bus. The state acquisition and bus decode below are from a DDR3-1867 bus using this interposer. Note the timestamp values, indicating DDR3-1867 acquisition. Also note the repeating data patterns in the burst data. Figure 9 DDR3-1867 Bus Decode of the interposer. Figure 10 DDR3-1867 State Waveform Display of this interposer

DDR3 DIMM Slot Interposer NT-DDR3DIHS Technical Specification General Specification Detail Interface Type Passive Interposer LA Interface Direct attach or passive leash (-LSH) to Agilent modules. JEDEC Module Types DDR3 SDRAM Unbuffered DIMM or DDR3 SDRAM Registered DIMM JEDEC Modules Supported PC3-15000, PC3-12800, PC3-10600, PC3-8500, PC3-6400 Unbuffered Data Rates Supported (MT/s) 1867, 1600, 1333, 1067, 800 Registered Data Rates Supported (MT/s) 1 1333, 1067, 800 Min. Clock Edge-to-Edge 500ps Min. Voltage Swing 200mV Min. Eye Width 200ps Agilent Hardware Requirements Specification Detail Quantity Logic Analyzer Mainframe 16902B 1 Logic Analyzer Module(s) 16962A 4 2 Logic Analyzer Probes None needed. Supported Software Specification Detail Supported Agilent Logic Analyzer S/W 03.82.1024 or newer Yes Agilent DDR3 Eye Finder Free from Agilent Yes Agilent B4622A Agilent Protocol Compliance & Yes 3 Analysis Agilent B4621A Agilent Memory Bus Decoder Yes 3 Nexus NT-DDR3-DECODE Nexus Memory Bus Decoder (included) Yes DDR3 Signals Probed Specification Command Addressing Data Strobes Data Bits Data Masks ECC 4 (Check Bits) Detail RAS#, CAS#, WE#, CKE0, CKE1, RESET#, ODT0, ODT1 CS0#, CS1#, CS2#, CS3# A0-A15, BA0-BA2 DQS0-DQS7 DQ0-DQ63 DM0-DM7 CB0-CB7 Product Configurations Nomenclature NT-DDR3DIHS(-LSH) Detail 1- DDR3-1867 DIMM Slot Interposer 1- NT-DDR3-DECODE DDR3 Memory Bus Decoder SW License

Notes 1: Please contact us for the most up to date information on registered DDR3 support at speeds above DDR3-1333. 2: Only one 16962A module is needed for DDR3 protocol analysis (DDR3 command & address acquisition). Four modules are needed for DDR3 command, address, read, and write data acquisition. 3: This product is fully supported and is available for purchase separately from Agilent. 4: Acquisition of ECC channels does not change the hardware requirements. Only four Agilent 16962A modules are required for full DDR channel acquisition which includes all command, address, strobes, data, masks, and ECC channel acquisition. About Nexus Technology, Inc. Nexus Technology is the industry s premier supplier of DDR3 digital and analog validation products for use with logic analyzers. Nexus Technology has provided memory bus analysis tools to the memory industry since 1991. Please contact us by telephone, email or mail as listed below. Normal business hours are 9:00 5:00 EST. Web www.nexustesttechnology.com Telephone 877.255.8388 Fax 877.255.8388 Address 78 Northeastern Blvd. Unit 2 Nashua, NH 03062 Email support@nexustesttechnology.com