Breaking through Fixed PUF Block Limitations with Differential Sequence Coding and Convolutional Codes 04/11/2013



Similar documents
Secure Embedded Systems eine Voraussetzung für Cyber Physical Systems und das Internet der Dinge

Lightweight and Secure PUF Key Storage Using Limits of Machine Learning

Quality Limitations on the Extraction of a PUF-based Cryptographic Key

Logically Reconfigurable PUFs: Memory-Based Secure Key Storage

Anti-Counterfeiting with Hardware Intrinsic Security

Final Report on Prototype Testing

Offline HW/SW Authentication for Reconfigurable Platforms

How To Fix A 3 Bit Error In Data From A Data Point To A Bit Code (Data Point) With A Power Source (Data Source) And A Power Cell (Power Source)

Video Conference System

VHDL DESIGN OF EDUCATIONAL, MODERN AND OPEN- ARCHITECTURE CPU

Horst Görtz Institute for IT-Security

Side Channel Analysis and Embedded Systems Impact and Countermeasures

AN RC4 BASED LIGHT WEIGHT SECURE PROTOCOL FOR SENSOR NETWORKS

Modeling Sequential Elements with Verilog. Prof. Chien-Nan Liu TEL: ext: Sequential Circuit

40G MACsec Encryption in an FPGA

Non-Data Aided Carrier Offset Compensation for SDR Implementation

DAC Digital To Analog Converter

Contents. System Development Models and Methods. Design Abstraction and Views. Synthesis. Control/Data-Flow Models. System Synthesis Models

All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule

Memory Testing. Memory testing.1

Timer Value IRQ IACK

Hardware Implementations of RSA Using Fast Montgomery Multiplications. ECE 645 Prof. Gaj Mike Koontz and Ryon Sumner

What Types of ECC Should Be Used on Flash Memory?

Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen. Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik

CHAPTER 3 Boolean Algebra and Digital Logic

RAM & ROM Based Digital Design. ECE 152A Winter 2012

Technical Bulletin. Enabling Arista Advanced Monitoring. Overview

Secure My-d TM and Mifare TM RFID reader system by using a security access module Erich Englbrecht (info@eonline.de) V0.1draft


Let s put together a Manual Processor

ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT

To order copies of this booklet, please write to Corporate Communications, Bosch Limited. 09/12

Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:

Efficient Software Implementation of AES on 32-bit Platforms

Computer Performance. Topic 3. Contents. Prerequisite knowledge Before studying this topic you should be able to:

Reviving smart card analysis

Easy H.264 video streaming with Freescale's i.mx27 and Linux

Multiagent Reputation Management to Achieve Robust Software Using Redundancy

CSE2102 Digital Design II - Topics CSE Digital Design II

Rfid Authentication Protocol for security and privacy Maintenance in Cloud Based Employee Management System

Implementation of Canny Edge Detector of color images on CELL/B.E. Architecture.

Streaming Lossless Data Compression Algorithm (SLDC)

International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research)

DDS. 16-bit Direct Digital Synthesizer / Periodic waveform generator Rev Key Design Features. Block Diagram. Generic Parameters.

Triathlon of Lightweight Block Ciphers for the Internet of Things

To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC.

Crypto- Authentication. High Level Security Models Application Note. Description 1. SHA-256

Which ARM Cortex Core Is Right for Your Application: A, R or M?

Technical Note. Micron NAND Flash Controller via Xilinx Spartan -3 FPGA. Overview. TN-29-06: NAND Flash Controller on Spartan-3 Overview

Performance Evaluation of AES using Hardware and Software Codesign

Network Security Technology Network Management

Modeling SRAM Start-Up Behavior for Physical Unclonable Functions

KS3 Computing Group 1 Programme of Study hours per week

Safer data transmission using Steganography

Homework # 2. Solutions. 4.1 What are the differences among sequential access, direct access, and random access?

TECHNOLOGY BRIEF. Compaq RAID on a Chip Technology EXECUTIVE SUMMARY CONTENTS

Architectures and Platforms

Software Hardware Binding with Quiddikey

Khalid Sayood and Martin C. Rost Department of Electrical Engineering University of Nebraska

PUF Physical Unclonable Functions

Memory Basics. SRAM/DRAM Basics

Instructional Design Framework CSE: Unit 1 Lesson 1

Digital Signal Controller Based Automatic Transfer Switch

Chapter 7 Memory and Programmable Logic

Secure Cloud Storage and Computing Using Reconfigurable Hardware

Introduction to Computer Security

Coding and decoding with convolutional codes. The Viterbi Algor

SDLC Controller. Documentation. Design File Formats. Verification

NAND Flash FAQ. Eureka Technology. apn5_87. NAND Flash FAQ

SECURE IMPLEMENTATIONS OF CONTENT PROTECTION (DRM) SCHEMES ON CONSUMER ELECTRONIC DEVICES

Accelerate Cloud Computing with the Xilinx Zynq SoC

Memory Systems. Static Random Access Memory (SRAM) Cell

Second Level Authentication Using QR Codes

Maritime HMI - S Line.

ATMEL FPGA 3rd User Group Workshop. 2010, 3rd June Christophe POURRIER

Design and Implementation of Vending Machine using Verilog HDL

Embedded Software development Process and Tools: Lesson-4 Linking and Locating Software

Introduction to Xilinx System Generator Part II. Evan Everett and Michael Wu ELEC Spring 2013

CSC 774 Advanced Network Security. Outline. Related Work

A Parallel Processor for Distributed Genetic Algorithm with Redundant Binary Number

Binary Number System. 16. Binary Numbers. Base 10 digits: Base 2 digits: 0 1

Memory unit. 2 k words. n bits per word

Hardware Implementation of AES Encryption and Decryption System Based on FPGA

International Journal of Advancements in Research & Technology, Volume 2, Issue3, March ISSN

Reconfigurable System-on-Chip Design

Systolic Computing. Fundamentals

Fighting product clones through digital signatures

LMS is a simple but powerful algorithm and can be implemented to take advantage of the Lattice FPGA architecture.

AQA GCSE in Computer Science Computer Science Microsoft IT Academy Mapping

KEEP IT SYNPLE STUPID

Open Architecture Design for GPS Applications Yves Théroux, BAE Systems Canada

路 論 Chapter 15 System-Level Physical Design

Secure Authentication and Session. State Management for Web Services

Transcription:

Matthias Hiller, Michael Weiner, Leandro Rodrigues Lima, Maximilian Birkner and Georg Sigl Breaking through Fixed PUF Block Limitations with Differential Sequence Coding and Convolutional Codes International Workshop on Trustworthy Embedded Devices (TrustED)

Outline Introduction Differential Sequence Coding Convolutional Codes DSC + Conv Code Fuzzy Extractor Conclusions Breaking Through Fixed PUF Block Limitations with DSC and Conv Codes 2

Introduction: PUFs Example: SRAM PUF (Guajardo et al. CHES 2007) Breaking Through Fixed PUF Block Limitations with DSC and Conv Codes 3

Introduction: Syndrome Coding Secret Key = f (Secret PUF Response, Public Helper Data) Breaking Through Fixed PUF Block Limitations with DSC and Conv Codes 4

Introduction: Need for Error Correction 520 Bit Secret Reproduction with 15% Bit Error Probability Breaking Through Fixed PUF Block Limitations with DSC and Conv Codes 5

Introduction: Key Storage with PUFs Generation: Reproduction: Breaking Through Fixed PUF Block Limitations with DSC and Conv Codes 6

Introduction: State of the Art Fixed blocks sizes for all existing syndrome coding schemes Reliability of the blocks varies Unreliable blocks will lead to errors that cannot be compensated by more reliable blocks Breaking Through Fixed PUF Block Limitations with DSC and Conv Codes 7

Introduction: State of the Art Goal: one white and one black square in each block of four E.g. required for IBS (Yu and Devadas, 2010) Breaking Through Fixed PUF Block Limitations with DSC and Conv Codes 8

Introduction: Motivation Law of Large Numbers: We can predict the number of reliable PUF outputs in a long sequence with a high precision. Implementation: Search the long sequence sequentially. Breaking Through Fixed PUF Block Limitations with DSC and Conv Codes 9

Outline Introduction Differential Sequence Coding Convolutional Codes DSC + Conv Code Fuzzy Exctractor Conclusions Breaking Through Fixed PUF Block Limitations with DSC and Conv Codes 10

Differential Sequence Coding Breaking Through Fixed PUF Block Limitations with DSC and Conv Codes 11

Design Criteria Output Error Probability PUF Size Helper Data Size Implem. Complexity Breaking Through Fixed PUF Block Limitations with DSC and Conv Codes 12

DSC Performance Example: 4 PUF Outputs per Key Bit Breaking Through Fixed PUF Block Limitations with DSC and Conv Codes 13

Outline Introduction Differential Sequence Coding Convolutional Codes DSC + Conv Code Fuzzy Exctractor Conclusions Breaking Through Fixed PUF Block Limitations with DSC and Conv Codes 14

Convolutional Codes Highly structured codes Efficient decoding algorithms Suitable for lightweight hardware implemenation Breaking Through Fixed PUF Block Limitations with DSC and Conv Codes 15

Fuzzy Extractor Breaking Through Fixed PUF Block Limitations with DSC and Conv Codes 16

Fuzzy Extractor: Performance Breaking Through Fixed PUF Block Limitations with DSC and Conv Codes 17

Fuzzy Extractor: Spartan 3E Hardw. Impl. PUF Output Bits Helper Data Bits Slices Block RAM Bits Clock Cycles CO + Golay (Bösch et al., 2008) CO + RM (Maes et al., 2009) C-IBS + RM (Hiller et al., 2012) 3,696 3,824 > 907 0 > 24,024 1,536 13,952 237 32,768 10,298 2,304 9,216 250 0 - DSC + Conv Code 1,224 2,176 262 11,264 30,846 + Hash Breaking Through Fixed PUF Block Limitations with DSC and Conv Codes 18

Conclusions Differential Sequence Coding High reliability Convolutional Codes Hardware efficient decoder Fuzzy Extractor: Robust against helper data manipulation Most efficient FPGA hardware implementation for SRAM PUF Breaking Through Fixed PUF Block Limitations with DSC and Conv Codes 19