İlke Ercan Assistant Professor Electrical and Electronics Engineering Department Boğaziçi University, İstanbul, Turkey

Similar documents
An Extension to DNA Based Fredkin Gate Circuits: Design of Reversible Sequential Circuits using Fredkin Gates

A Beginning in the Reversible Logic Synthesis of Sequential Circuits

AN IMPROVED DESIGN OF REVERSIBLE BINARY TO BINARY CODED DECIMAL CONVERTER FOR BINARY CODED DECIMAL MULTIPLICATION

An Open Architecture through Nanocomputing

A New Reversible TSG Gate and Its Application For Designing Efficient Adder Circuits

International Journal of Electronics and Computer Science Engineering 1482

COMPARATIVE ANALYSIS OF 4-BIT AND 8-BIT REVERSIBLE BARREL SHIFTER DESIGNS USING REVKIT

Irreversible information loss: Fundamental notions and entropy costs

Keywords Quantum logic gates, Quantum computing, Logic gate, Quantum computer

CMOS Binary Full Adder

The D-Wave 2X Quantum Computer Technology Overview

Future Paths for Components & Systems

Architectures and Design Methodologies for Micro and Nanocomputing

Topic 3b: Kinetic Theory

Nanocomputer & Architecture

Yaffs NAND Flash Failure Mitigation

PROPOSED CHANGES TO THE ELECTRICAL ENGINEERING DEGREE PROGRAM IN THE COLLEGE OF ENGINEERING SECTION IN THE UNDERGRADUATE CATALOG

Chap 1. Introduction to Software Architecture

Applying 4+1 View Architecture with UML 2. White Paper

Quantum Consequences on the Recycling of Timing Information

The integrating factor method (Sect. 2.1).

Resume of Hanan H. Elazhary

a) Use the following equation from the lecture notes: = ( J K 1 mol 1) ( ) 10 L

NAME AND SURNAME. TIME: 1 hour 30 minutes 1/6

Fuzzy Cognitive Map for Software Testing Using Artificial Intelligence Techniques

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

Exergy: the quality of energy N. Woudstra

Design and Development of Virtual Instrument (VI) Modules for an Introductory Digital Logic Course

ACTS an ABET Compliance Tracking System for Assessing Engineering Outcomes

ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT

Optimization and Comparison of 4-Stage Inverter, 2-i/p NAND Gate, 2-i/p NOR Gate Driving Standard Load By Using Logical Effort

2. EXPLAIN CHANGE TO DEGREE PROGRAM AND GIVE A DETAILED RATIONALE FOR EACH INDIVIDUAL CHANGE:

PHYS 1624 University Physics I. PHYS 2644 University Physics II

NEW adder cells are useful for designing larger circuits despite increase in transistor count by four per cell.

FACULTY OF POSTGRADUATESTUDIES Master of Science in Computer Engineering The Future University

The Maxwell Demon and Market Efficiency

Using a Failure Modes, Effects and Diagnostic Analysis (FMEDA) to Measure Diagnostic Coverage in Programmable Electronic Systems.

Low latency synchronization through speculation

Graduate Certificate in Systems Engineering

ELECTRICAL ENGINEERING

Experiment teaching of digital electronic technology using Multisim 12.0

The Classical Architecture. Storage 1 / 36

MODIFIED RECONSTRUCTABILITY ANALYSIS FOR MANY-VALUED FUNCTIONS AND RELATIONS

Questions? Assignment. Techniques for Gathering Requirements. Gathering and Analysing Requirements

Component visualization methods for large legacy software in C/C++

Depth and Excluded Courses

Operating Systems CSE 410, Spring File Management. Stephen Wagner Michigan State University

MEng, BSc Computer Science with Artificial Intelligence

ISSN: ISO 9001:2008 Certified International Journal of Engineering Science and Innovative Technology (IJESIT) Volume 2, Issue 3, May 2013

Chapter 4 Software Lifecycle and Performance Analysis

EE482: Advanced Computer Organization Lecture #11 Processor Architecture Stanford University Wednesday, 31 May ILP Execution

The Embedded Method of Optoelectronics in Electrical Engineering Curriculums

BACK TO BASICS AGAIN -- A SCIENTIFIC DEFINITION OF SYSTEMS ENGINEERING

Software Engineering. Introduction. Software Costs. Software is Expensive [Boehm] ... Columbus set sail for India. He ended up in the Bahamas...

EE411: Introduction to VLSI Design Course Syllabus

Semiconductor Memories

Design of Low Power One-Bit Hybrid-CMOS Full Adder Cells

CHAPTER 1 INTRODUCTION

Efficient Data Structures for Decision Diagrams

Marketing Mix Modelling and Big Data P. M Cain

ENEE Electrical & Computer Engineering Summer 2015

CSE140 Homework #7 - Solution

Chapter 10 Advanced CMOS Circuits

Introduction to CMOS VLSI Design (E158) Lecture 8: Clocking of VLSI Systems

How To Develop Software

AC : ELECTRICAL ENGINEERING STUDENT SENIOR CAP- STONE PROJECT: A MOSIS FAST FOURIER TRANSFORM PROCES- SOR CHIP-SET

Studying and Analyzing Virtualization While Transition from Classical to Virtualized Data Center

Teaching optics in electrical engineering curriculums

Optimized New Efficient Load Balancing Technique For Scheduling Virtual Machine

Structure of Presentation. The Role of Programming in Informatics Curricula. Concepts of Informatics 2. Concepts of Informatics 1

Nanocomputer Systems Engineering

DDR subsystem: Enhancing System Reliability and Yield

Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications

Chapter 2 Logic Gates and Introduction to Computer Architecture

A Storage Architecture for High Speed Signal Processing: Embedding RAID 0 on FPGA

SLC vs MLC: Which is best for high-reliability apps?

760 Veterans Circle, Warminster, PA Technical Proposal. Submitted by: ACT/Technico 760 Veterans Circle Warminster, PA

DESIGN CHALLENGES OF TECHNOLOGY SCALING

Lecture 7: Clocking of VLSI Systems

7 Conclusions and suggestions for further research

High-Mix Low-Volume Flow Shop Manufacturing System Scheduling

Security Fabric Tailored Trustworthy Space Part 2: End-to-End Management and Security

Degree Requirements

2. MOTIVATING SCENARIOS 1. INTRODUCTION

CAs and Turing Machines. The Basis for Universal Computation

Testing Low Power Designs with Power-Aware Test Manage Manufacturing Test Power Issues with DFTMAX and TetraMAX

Appendix B Data Quality Dimensions

Bachelor of Science in Information Technology. Course Descriptions

Static-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC Microprocessor & Microcontroller Year/Sem : II/IV

New trend in Russian informatics curricula: integration of math and informatics

IE1204 Digital Design F12: Asynchronous Sequential Circuits (Part 1)

Design and Verification of Nine port Network Router

2.0 Command and Data Handling Subsystem

Introduction to Digital System Design

Acknowledgement. Software Engineering. CS 3141: Team Software Project Introduction

PLC Based Liquid Filling and Mixing

COMPUTER SCIENCE AND ENGINEERING - Microprocessor Systems - Mitchell Aaron Thornton

SLC vs MLC: Proper Flash Selection for SSDs in Industrial, Military and Avionic Applications. A TCS Space & Component Technology White Paper

Engineering Problem Solving as Model Building

Transcription:

FUNDAMENTAL ENERGY DISSIPATION LIMITS IN LOGIC CIRCUITS A PHYSICAL-INFORMATION-THEORETIC PERSPECTIVE İlke Ercan Assistant Professor Electrical and Electronics Engineering Department Boğaziçi University, İstanbul, Turkey ICT-Energy Science Conference Aalborg, Denmark 16-19 August, 2016

Bogazici University, est. 1863 # Major research university with four faculties and two schools offering undergraduate degrees, and six institutes offering graduate degrees. # Research in EE: Electronics, Telecommunications, Electromagnetics, Control Theory, Signal Processing and more. 1

Research Motivation Energy dissipated in a single logic operation. 1 Energy dissipation is a critical challenge facing post-cmos nanocomputing technologies. The minimum energy cost is fixed by the unavoidable dissipation cost of implementing logically irreversible operations. These costs may impose practical limitations on ultimate capabilities of nanoelectronic technologies. 1R. W. Keyes, Physical limits of silicon transistors and circuits," Reports on Progress in Physics, vol. 68, pp. 2701-2746, 2005. 2

Research Objective We aim to: Develop a methodology for determining fundamental lower bounds on the dissipative cost of computation in new and unfamiliar nanocomputing paradigms. Evaluate energy dissipation under best case assumption for concrete nanoelectronic circuit proposals. Utilize these fundamental lower bounds as an assessment tool for complex circuits as efficiencies approach fundamental limits. 3

Overview 1. Technical Background 2. FUELCOST Methodology 3. Application to Logic Circuits 4. Hierarchical Levels of Analysis 5. Conclusions 4

TECHNICAL BACKGROUND

Technical Background Information is physical. Logic states in a computing system are represented by physical states of the system. The evolution of these physical states are governed by fundamental physical laws, e.g. First law of thermodynamics: dw du + dq Second law of thermodynamics: ds 0. Information erasure reduces the number of physical states available to the system. 6

Landauer s Principle: An Idealization Any logically irreversible manipulation of information, such as the erasure of a bit or the merging of two computation paths, must be accompanied by a corresponding entropy increase in non-information bearing degrees of freedom of the information processing apparatus or its environment. 2 S k B ln(2) I er (1) E k B ln(2)t I er (2) Here, k B is Boltzmann constant, T is temperature, and I er is the amount of information erased from a physical system. 2C. H. Bennett, Notes on Landauer s principle, reversible computation, and Maxwell s Demon," Studies in History and Philosophy of Modern Physics, vol. 34, pp. 501-510, 2003. 7

Practical Implications Information erasure defined in terms of self-entropy may not capture resulting dissipation accurately. LP is paradigm-independent; few attempts have been made to evaluate the fundamental minimum cost of computation in concrete, nontrivial computing scenarios. Our goal is to Develop a methodology for determining fundamental lower bounds on the dissipative computation cost in concrete nanocomputing circuits. Illustrate its application to conventional and emerging technologies. Where to start? 8

Referential Approach Information erasure is regarded as loss of correlation between the state of an erasable quantum system and that of an enduring referent system holding classical information."3 The amount of entropy and energy transferred to the environment is lower bounded as S tot k B ln(2) I er (3) E E k B ln(2)t I er S RS (4) where is S RS the entropy change in the information bearing system, S. 3N. G. Anderson, Information erasure in quantum systems," Phys. Lett. A, vol. 372, pp. 5552-5555, 2008. 9

Physical Implementation of a Logical Transformation Fundamental bounds for single-shot quantum L-machines can be obtained using Referential Approach: The entropic bound in terms of logical irreversibility RSE S tot k B ln(2) I er. (5) Lower bound on the average expected energy of the environment in terms of information loss and average entropy change of the representative states during computation { } E E i kb ln(2)t I er S S i. (6) Here, S S i is the average entropy reduction in the information bearing system, S.4 4N. G. Anderson, On the physical implementation of logical transformations: Generalized L-machines," Theoretical Computer Science, vol. 411, pp. 4179-4199, 2010. 10

FUELCOST METHODOLOGY

FUELCOST FUELCOST Methodology An evolving methodology based on physical information theory that is designed for systematic determination of fundamental energy efficiency limits of computation in complex computing structures. 12

Nature of FUELCOST Nanocircuit & Clocking Scheme FUELCOST Methodology Fundamental Lower Bounds 1. Abstraction Physical Abstraction Process Abstraction 2. Analysis Operational Decomposition Cost Analysis 13

FUELCOST: Abstraction Physical Abstraction Computationally Relevant Domain R! I/O Information Infor Processing Artifact A! Heat Bath B! Environmental Domain I/O Referent: a physical system holding input data. A! B! Process Abstraction Globally closed system evolving via Schrödinger equation. System is drawn away from equilibrium during control operations, φ, and restored during rethermalization. Captures the essential functional features of the underlying computational strategy. 14

FUELCOST: Analysis Operational Decomposition Clocking Clock zones, C(u), and subzones, C l (u). Clock steps ψ v : {C(u); φ t }. Clock cycle Φ ψ 1 ψ 2 ψ 3... Computation Computational step c k. Computational cycle Γ η c 1 c 2 c 3... Cost Analysis Information dynamics: Data zones, D(c k ), and subzones D w (c k ). Dissipation bounds5 K K E E k E w k 1 k 1 k 1 (7) w {k 1} 5İ. Ercan and N. G. Anderson, Heat Dissipation in Nanocomputing: Lower Bounds from Physical Information Theory, IEEE Transactions on Nanotechnology, Vol. 12, Issue 6, pp. 1047-1060, 2013. 15

APPLICATION TO LOGIC CIRCUITS

Application to Logic Circuits Objective Determine fundamental lower bounds on the unavoidable local energy dissipation associated with a single computation cycle averaged over all inputs for a given technology base with sequences of computational cycles operating on random strings of input. 17

Dynamic Logic Application: NASIC Full Adder Single-FET-type NAND-NAND NASIC full adder circuit along with associated logic and clocking diagram6 6 P. Narayanan, M. Leuchtenburg, T. Wang and C. A. Moritz, CMOS Control Enabled Single-Type FET NASIC, Proceedings of the 2008 International Symposium on VLSI, pp. 191-196, 2008. 18

NASIC Full Adder Abstraction Physical Abstraction Process Abstraction R: a physical system holding input data. Globally closed system evolving via Schrödinger equation. System is drawn away from equilibrium during clock operations: Precharge, φ P, evaluation, φ E, and hold, φ H, and restored during rethermalization. 19

NASIC Full Adder Analysis Bound for the a given computational step k E B k k BT ln(2) ( I R ηc k + S C k i + S S i k + S D i k ) Fundamental Dissipation Bound E B TOT 6k BT ln(2) + f 14qV DD Here, f is a fraction of the energy invested in the artifact by SD. Note that this inequality reflects unavoidable costs of underlying computation strategy independent of material parameters, device and circuit dimensions. 20

Static Logic Application: A CMOS Two-bit Sort Circuit Logic diagram and physical circuit structure of a combinational two-bit sort circuit implemented in CMOS, and its physical abstraction. CMOS implemantation of a two-bit sort circuit. 7 CMOS two-bit sort circuit abstraction. 7N. Gershenfeld, Signal entropy and thermodynamics of computation, IBM Systems Journal, vol. 35, no.s 3 and 4, 1996. 21

Application to a CMOS Two-bit Sort Circuit The design and operation of the circuit is different from the dynamically clocked transistor-based NASIC implementation: The circuit is asynchronous; computation of an input is composed of one single step rather than multiple computational steps. Each new input is loaded in the circuit without a prior reset there is no intermediate erasure between computational cycles; erasure of a given input is done via overwriting of the next input. Energy associated with erasure of a given input is dissipated over the operation of two inputs. 22

Application to a CMOS Two-bit Sort Circuit The lower bound on the energy dissipated into the environment during computation of an input is E B TOT f NqV DD + k B T ln(2) p k S ( ) p i ρ S ik ρ D p ik k p i S ρ S ik ρ D ik k i p i Here, f NqV DD is a fraction of the particle supply cost. The cost of computing η th input depends on (η 1) th input; the number, N, of electric charges owing in and out of the circuit depends on both inputs, i.e. four possible combinations of η th input followed by the four possible combination of (η 1) th input gives sixteen scenarios. Irreversible loss of information due to overwriting leads to the second term representing the energetic cost of changing subsystem correlation as a result of partial erasure. 23

Remarks on Transistor-based Applications Particle supply cost dominates the bound in transistor-based circuits, far exceeding the cost of the irreversible logic operations. An information-theoretic analysis of fundamental energy limitations of a CMOS circuits is mere academic effort due to the practical limitations imposed on the technology. The manufacturing techniques proposed for post-cmos paradigms allow aggressive scaling that can mean higher performance, density, and power efficiency that can go far beyond the performance of CMOS technology. 24

Remarks on Dynamic and Static Logic Applications From an information-theoretic perspective, fundamental limits of energetic cost of computation is easier to analyze in dynamic logic circuits. Static logic circuits contain certain inefficiencies, from fundamental energy dissipation point of view, that cannot be engineered away with improving technology. Generalization of the theoretical framework of FUELCOST allows us to analyse unconventional emerging computing paradigms and provide basis for comparison. 25

HIERARCHICAL LEVELS OF ANALYSIS

Hierarchical Levels of Analysis Fundamental lower bounds can also be obtained in architecture- and instruction-level of computing structures. Certain constraints are imposed in each level by physical laws (ILA) hardware organization and control (ALA) internal circuit structure and operation (CLA). Hierarchical levels of analysis. 8 8N. G. Anderson, İ. Ercan, N. Ganesh, Toward Nanoprocessor Thermodynamics, IEEE Transactions on Nanotechnology, Vol. 12 issue 6, 2013. 27

CONCLUSIONS

Conclusions FUELCOST shows us that a physical-information-theoretic methodology to determine fundamental lower bounds on energy dissipation for concrete complex nanocomputing paradigms is possible. Applications via prominent post-cmos technology proposals illustrates that the unavoidable cost of information processing significantly depends on the details of underlying computing strategy. Particle supply costs dominate the bound in transistor-based paradigms, exceeding the cost of the irreversible logic operations. Accurate level of granularity is of key importance for isolating irreversibility in a circuit. 29

Additional Remarks The viability of any proposed post-cmos nanocomputing technology hinges on a complex mix of many physical, technological, and economic factors. Fundamental bounds gives us the physical possibility that specified performance targets can be met under best case assumptions regarding circuit fabrication and computational control, the dominating factors in this minimum cost may vary for different paradigms and must be studied separately. FUELCOST can serve as a "litmus test" in nanocomputing technology assessment, and provide a check for consistency of performance projections with assumed resources and fundamental physical constraints. 30

Future Directions Generalized abstraction and input dependent particle transport calculations will accommodate treatment of wider range of technology bases. Preliminary studies on other emerging computation paradigms are in progress, including Brownian computers and artificial neural networks. Fundamental lower bound analysis on various levels: modularization, nanoprocessor thermodynamics, etc. Utilizing fundamental bounds in assessing performance limits of emerging technologies. 31

Acknowledgments This work is supported in part by The Scientific and Technological Research Council of Turkey (TUBITAK) and The U.S. National Science Foundation (NSF). 32