Marvell. 88SE9123-NAA2 SATA 6 Gb/s RAID Controller. PCI Express 2.0 Analog Macro Circuit Analysis

Similar documents
Atmel. MXT224 Touch Screen Controller. Circuit Analysis of Charge Integrator, ADC, and I/O Blocks

Qualcomm QCA ac Wi-Fi 2x2 MIMO Combo SoC

InvenSense MPU Axis Accelerometer Gyroscope MEMS Motion Sensor

Apple/AuthenTec TMDR92 iphone 5s, 6, and 6 Plus Fingerprint Sensor

AMD/ATI RV840 Juniper GPU (from Radeon TM HD 5750 Graphics Card)

Micron MT9D111 2 Megapixel CMOS Image Sensor Functional Analysis

Intel Q3GM ES 32 nm CPU (from Core i5 660)

Micron MT29F2G08AAB 2 Gbit NAND Flash Memory Structural Analysis

NXP PN548 (65V10) Near Field Communication Module

Sample Project List. Software Reverse Engineering

Winbond W971GG6JB-25 1 Gbit DDR2 SDRAM 65 nm CMOS DRAM Process

PLL frequency synthesizer

EM4095 EM MICROELECTRONIC - MARIN SA. Read/Write analog front end for 125kHz RFID Basestation SO16

11. High-Speed Differential Interfaces in Cyclone II Devices

Chapter 6 PLL and Clock Generator

Fiber Optic Communications Educational Toolkit

Op Amp Circuit Collection

Phase-Locked Loop Based Clock Generators

Chapter 6: From Digital-to-Analog and Back Again

Loop Bandwidth and Clock Data Recovery (CDR) in Oscilloscope Measurements. Application Note

SINGLE-SUPPLY OPERATION OF OPERATIONAL AMPLIFIERS

1.1 Silicon on Insulator a brief Introduction

Digital to Analog Converter. Raghu Tumati


Current vs. Voltage Feedback Amplifiers

Tire pressure monitoring

HT7660. CMOS Switched-Capacitor Voltage Converter. Features. Applications. General Description. Block Diagram

Use and Application of Output Limiting Amplifiers (HFA1115, HFA1130, HFA1135)

IrDA Transceiver with Encoder/Decoder

ZL30136 GbE and Telecom Rate Network Interface Synchronizer

Simplifying System Design Using the CS4350 PLL DAC

OPERATIONAL AMPLIFIERS. o/p

Figure 1 FPGA Growth and Usage Trends

LM 358 Op Amp. If you have small signals and need a more useful reading we could amplify it using the op amp, this is commonly used in sensors.

24-Bit Analog-to-Digital Converter (ADC) for Weigh Scales FEATURES S8550 VFB. Analog Supply Regulator. Input MUX. 24-bit Σ ADC. PGA Gain = 32, 64, 128

A 1.62/2.7/5.4 Gbps Clock and Data Recovery Circuit for DisplayPort 1.2 with a single VCO

LM108 LM208 LM308 Operational Amplifiers

An All-Digital Phase-Locked Loop with High Resolution for Local On-Chip Clock Synthesis

Signal Conditioning Piezoelectric Sensors

ICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram

8 Gbps CMOS interface for parallel fiber-optic interconnects

+5 V Powered RS-232/RS-422 Transceiver AD7306

MAINTENANCE & ADJUSTMENT

DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION

W a d i a D i g i t a l

Signal Types and Terminations

White Paper Utilizing Leveling Techniques in DDR3 SDRAM Memory Interfaces

PLAS: Analog memory ASIC Conceptual design & development status

DS12885, DS12885Q, DS12885T. Real Time Clock FEATURES PIN ASSIGNMENT

TX 2C/RX 2C TOY CAR REMOTE CONTROLLER WITH FIVE FUNCTIONS

A 3.2Gb/s Clock and Data Recovery Circuit Without Reference Clock for a High-Speed Serial Data Link

CHAPTER 16 MEMORY CIRCUITS

Buffer Op Amp to ADC Circuit Collection

CH7101A. CH7101A HDMI to VGA Converter GENERAL DESCRIPTION

PROGRAMMABLE ANALOG INTEGRATED CIRCUIT FOR USE IN REMOTELY OPERATED LABORATORIES

LM139/LM239/LM339/LM2901/LM3302 Low Power Low Offset Voltage Quad Comparators

ANALOG & DIGITAL ELECTRONICS

LM566C Voltage Controlled Oscillator

MAS.836 HOW TO BIAS AN OP-AMP

High-Frequency Integrated Circuits

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

Clocks Basics in 10 Minutes or Less. Edgar Pineda Field Applications Engineer Arrow Components Mexico

Abstract. Cycle Domain Simulator for Phase-Locked Loops

TDA4605 CONTROL CIRCUIT FOR SWITCH MODE POWER SUPPLIES USING MOS TRANSISTORS

Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of

HT9170 DTMF Receiver. Features. General Description. Selection Table

PL-277x Series SuperSpeed USB 3.0 SATA Bridge Controllers PCB Layout Guide

LM1596 LM1496 Balanced Modulator-Demodulator

Interfacing Analog to Digital Data Converters

DS2187 Receive Line Interface

SPADIC: CBM TRD Readout ASIC

PAC52XX Clock Control Firmware Design

Design Tips for Low Noise Readout PCBs Or: How black magic can lead to success

Canadian Technology Accreditation Criteria (CTAC) ELECTRICAL ENGINEERING TECHNOLOGY - TECHNICIAN Technology Accreditation Canada (TAC)

76-77 GHz RF Transmitter Front-end for W-band Radar Applications

CHAPTER 11: Flip Flops

Precision Diode Rectifiers

Voice Dialer Speech Recognition Dialing IC

Build A Video Switcher. Reprinted with permission from Electronics Now Magazine September 1997 issue

Clocking. Figure by MIT OCW Spring /18/05 L06 Clocks 1

FX604. CML Semiconductor Products. V23 Compatible Modem. 1.0 Features. 1200/75 bits/sec Full Duplex V23 compatible Modem with:

CAN Bus Transceivers Operate from 3.3V or 5V and Withstand ±60V Faults

High-Speed, 5 V, 0.1 F CMOS RS-232 Driver/Receivers ADM202/ADM203

DRM compatible RF Tuner Unit DRT1

54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control

THE BASICS OF PLL FREQUENCY SYNTHESIS

Upon completion of unit 1.1, students will be able to

HT6P OTP Encoder

Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language

Clock- and data-recovery IC with demultiplexer for a 2.5 Gb/s ATM physical layer controller

Higher National Unit Specification. General information for centres. Transmission of Measurement Signals. Unit code: DX4T 35

Lab Unit 4: Oscillators, Timing and the Phase Locked Loop

SG2525A SG3525A REGULATING PULSE WIDTH MODULATORS

LF412 Low Offset Low Drift Dual JFET Input Operational Amplifier

Theory of Operation. Figure 1 illustrates a fan motor circuit used in an automobile application. The TPIC kω AREF.

DS1621 Digital Thermometer and Thermostat

1997 Mixed-Signal Products SLAA011B

VCO K 0 /S K 0 is tho slope of the oscillator frequency to voltage characteristic in rads per sec. per volt.

Alpha CPU and Clock Design Evolution

LM101A LM201A LM301A Operational Amplifiers

Transcription:

Marvell 88SE9123-NAA2 SATA 6 Gb/s RAID Controller PCI Express 2.0 Analog Macro Circuit Analysis For questions, comments, or more information about this report, or for any additional technical needs concerning semiconductor and electronics technology, please call Sales at Chipworks. 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613.829.0414 Fax: 613.829.0515 www.chipworks.com

Marvell 88SE9123-NAA2 SATA 6 Gb/s RAID Controller Some of the information in this report may be covered by patents, mask and/or copyright protection. This report should not be taken as an inducement to infringe on these rights. 2010 Chipworks Inc. This report is provided exclusively for the use of the purchasing organization. It can be freely copied and distributed within the purchasing organization, conditional upon the accompanying Chipworks accreditation remaining attached. Distribution of the entire report outside of the purchasing organization is strictly forbidden. The use of portions of the document for the support of the purchasing organization's corporate interest (e.g., licensing or marketing activities) is permitted, as defined by the fair use provisions of the copyright act. Accreditation to Chipworks must be attached to any portion of the reproduced information. CAR-1007-202 14303JMZM Revision 1.0 Published: July 16, 2010

Marvell 88SE9123-NAA2 SATA 6 Gb/s RAID Controller Table of Contents Overview Schematics Cell Library Signal Cross-Reference List About Chipworks

Marvell 88SE9123-NAA2 SATA 6 Gb/s RAID Controller Overview List of Figures...Page 1 List of Schematics...Page 1 Introduction...Page 9 Brief Design Overview...Page 9 Component Descriptions...Page 15 Device Summary...Page 19

Marvell 88SE9123-NAA2 SATA 6 Gb/s RAID Controller Page 1 List of Figures To view, please click on the appropriate bookmark in the panel on the left. 0.1.1 Package Markings 0.1.2 Package X-Ray 0.1.3 Die Markings 0.2.1 Die Photograph Top Metal Layer 0.2.2 Die Photograph Metal 1 Layer 0.2.3 PCIe Macro Floor Plan Top Metal Layer List of Schematics 1.0.0.0 PCIe Analog Macro Top Level Diagram 2.0.0.0 Phase-Locked Loop 2.1.0.0 PLL Phase Frequency Detector 2.2.0.0 Charge Pump and Loop Filter 2.2.1.0 PLL Charge Pump 2.2.1.1 Amplifier 1 2.2.1.2 Amplifier 2 2.2.1.3 PLL Charge Pump Gain Buffers 2.3.0.0 Control Current Multiplier 2.3.1.0 Amplifier 3 2.4.0.0 PLL Supply Voltage Regulators 2.4.1.0 Error Amp Bias Generator 2.4.2.0 PLL Regulator Error Amplifier 1 2.4.3.0 PLL Regulator Error Amplifier 2 2.4.4.0 PLL Internal Voltage Buffers 2.4.5.0 VINT6 Voltage Divider 2.5.0.0 Current Controlled Oscillator 2.5.1.0 ICO Cell 2.5.1.1 ICO Unit Delay 2.5.2.0 VCO Unused Circuit

Marvell 88SE9123-NAA2 SATA 6 Gb/s RAID Controller Page 2 2.6.0.0 PLL Loop Divider 2.6.1.0 Clock Divider and Selection 2.6.2.0 Clock Delay 2.6.3.0 Clock Divide-by-5 2.6.4.0 Clock Divider 2.7.0.0 Lock Detector 2.7.1.0 Phase Detector 2.8.0.0 Level Shifter X3 2.9.0.0 Comparator 1 Top 2.9.1.0 Comparator 1 2.9.1.1 5 Inverters in Series 2.10.0.0 PLL Bias Generator 2.11.0.0 Ring Oscillator 2.11.1.0 Bias Voltage Source 2.11.2.0 Ring Oscillator Unit Delay 3.0.0.0 PCI Express Receiver 3.1.0.0 RX Termination and Input Stage 3.1.1.0 Programmable Resistor 3.1.2.0 Programmable Current Source 1 3.1.3.0 Programmable Current Source 2 3.1.4.0 Current Source Bias 3.2.0.0 RX Equalizer 3.2.1.0 Bias Voltage Generator 3 3.2.2.0 Amplifier 4 3.2.3.0 Programmable Current Sink 3 3.3.0.0 RX Amplifier 3.4.0.0 RX Signal Detector 2 3.4.1.0 Bias Current Generator 1 3.4.2.0 Voltage Divider 1 3.4.3.0 Comparator 2 3.4.4.0 Bias Voltage Generator 4

Marvell 88SE9123-NAA2 SATA 6 Gb/s RAID Controller Page 3 3.4.5.0 Buffer X5 3.5.0.0 RX Signal Detector 1 3.5.1.0 Bias Generator 3.5.1.1 Comparator 3 3.5.2.0 Amplitude Detector 3.6.0.0 RX Offset Comparator 3.7.0.0 RX Samplers 3.7.1.0 Data Sampling 3.7.2.0 Unused Circuit 3 3.7.3.0 Unused Circuit 4 3.8.0.0 Deserializer 3.8.1.0 Clock Divider 3.8.2.0 XOR2 3.8.3.0 XOR2 3.9.0.0 Buffers 3.10.0.0 RX Sample Processing 3.10.1.0 Clock Divider 3.11.0.0 RX Enable Buffers 1 3.12.0.0 RX Enable Buffers 2 3.13.0.0 RX Clock Phase Shifter 3.13.1.0 RX Clock Phase Rotator 3.13.1.1 Differential Phase Rotator Cell 3.13.1.2 Phase Rotator Cell 3.13.1.3 Clock Input Buffer 3.13.1.4 Phase Adjustment Registers 3.13.1.5 Phase Rotation Decoder 3.13.1.6 One-Hot Decoder 3.13.1.7 4-to-16 Thermometer Encoder 3.13.1.8 Thermometer Encoder 3.13.2.0 Comparator 4 3.14.0.0 Programmable Clock Divider 3.15.0.0 RX DLL

Marvell 88SE9123-NAA2 SATA 6 Gb/s RAID Controller Page 4 3.15.1.0 Clock Delay Line 3.15.1.1 Clock Delay Cell 3.15.2.0 Phase Detector 3.15.2.1 Pulse Generator 3.15.3.0 RX DLL Charge Pump 3.15.4.0 Control Voltage Generator 3.15.5.0 Delay Line Control Circuit 3.16.0.0 RX Internal Voltage Regulators 3.16.1.0 RX Regulator Control 3.16.2.0 RX Regulator Error Amplifiers 3.16.2.1 Voltage Pump Ring Oscillator 3.16.2.2 Voltage Pump 3.16.2.3 Bias Voltage Generator 5 3.16.2.4 Error Amplifier 4.0.0.0 PCI Express Transmitter 4.1.0.0 TX Driver 4.1.1.0 TX Pad Driver 4.1.1.1 TX Driver Unit 4.1.1.2 TX Driver Cell X2 4.1.1.3 TX Driver Cell X4 4.1.1.4 TX Driver Cell X8 4.1.1.5 TX Driver Cell X16 4.1.1.6 TX Driver Cell X25 4.1.2.0 Switches 4.1.3.0 TX Pattern Dependency Cancellation 4.1.3.1 Capacitor Cell 4.1.3.2 Capacitor Cell X2 4.1.3.3 Capacitor Cell X4 4.1.3.4 Capacitor Cell X8 4.1.3.5 Capacitor Cell X16 4.1.3.6 Capacitor Cell X25

Marvell 88SE9123-NAA2 SATA 6 Gb/s RAID Controller Page 5 4.1.4.0 Amplifier 7 4.2.0.0 TX Serializer 4.2.1.0 Level Shifter 1 4.2.2.0 Level Shifter 2 4.2.3.0 Level Shifter 3 4.2.4.0 Level Shifter 4 4.2.5.0 Programmable Clock Divider 4.2.5.1 Clock Divider 4.2.5.2 Level Shifter 5 4.2.6.0 TX Data Polarity Control 4.2.7.0 20b to 4b 4.2.7.1 TX Serializer Cell 4.2.8.0 4b to 2b 4.2.9.0 2-to-1 Serializers and Data Shifters 4.2.10.0 Data Selection 4.2.10.1 Programmable Inverter 4.2.11.0 Data Selection Buffers 4.2.12.0 TX Clock Generator 4.2.12.1 Clock Level Shifter with Skew Reduction 4.2.12.2 Input Skew Reduction 4.2.12.3 Balanced Level Shifter 4.2.12.4 Output Skew Reduction 4.2.12.5 Clock Divider 4.2.12.6 Phase Splitter 4.3.0.0 TX Reference Current Scaling 4.4.0.0 TX Termination 4.5.0.0 Current Mirror 4.5.1.0 Programmable Current Sink 1 4.5.2.0 Programmable Current Sink 2 4.6.0.0 TX Level Detector Reference Source 4.7.0.0 Voltage Divider 3 4.8.0.0 TX Level Detector

Marvell 88SE9123-NAA2 SATA 6 Gb/s RAID Controller Page 6 4.8.1.0 Bias Voltage Generator 4.8.2.0 Comparator 5 4.9.0.0 TX Common Mode Extractor 4.10.0.0 TX Common Mode Level Detector 4.11.0.0 TX Termination Enable Buffers 4.12.0.0 TX Pull-Up Control 4.12.1.0 Level Shifter 6 4.12.2.0 Level Shifter 7 4.13.0.0 Pre-Emphasis Select Buffers 4.14.0.0 TX Current Scaling Buffers 4.15.0.0 Bias Current Generator 2 4.16.0.0 Control Logic 7 4.17.0.0 TX Internal Voltage Regulator 4.17.1.0 Regulator Control 4.17.2.0 Voltage Regulator Error Amplifiers 4.17.2.1 Voltage Pump Oscillator 4.17.2.2 VREG Voltage Pump 4.17.2.3 Error Amplifier Bias Generator 4.17.2.4 Amplifier 8 5.0.0.0 Reference Clock Buffer and Divider 5.1.0.0 Reference Clock Buffer 5.2.0.0 Reference Clock Multiplexer 5.3.0.0 Reference Clock Divider 5.3.1.0 Clock Divider 5.4.0.0 Reference Clock Voltage Regulator 5.4.1.0 Bias Voltage Generator 5.4.2.0 Regulator Error Amplifier 5.4.2.1 Voltage Selection 2 5.4.2.2 Error Amplifier 5.4.3.0 Regulator Error Amplifier 5.4.3.1 Voltage Selection 3

Marvell 88SE9123-NAA2 SATA 6 Gb/s RAID Controller Page 7 5.4.4.0 Filter 1 5.4.5.0 Filter 2 5.5.0.0 Level Shifter 8 6.0.0.0 Bias and Miscellaneous Support 6.1.0.0 Reference Source 6.1.1.0 PTAT Circuit 6.1.1.1 Amplifier 10 6.1.1.2 Comparator 6.1.2.0 Bias Current Generator 3 6.2.0.0 Amplifier 12 6.3.0.0 Cascode Bias Source 6.4.0.0 Cascode Current Source 1 6.5.0.0 Cascode Current Source 2 6.6.0.0 Current Steering DAC 6.6.1.0 DAC Bias Voltage Source 6.6.2.0 Thermometer Encoder 6.6.3.0 DAC Cell X1 6.7.0.0 Current Switch 1 6.7.1.0 Switch Cell 6.8.0.0 Power-Up Detector 6.8.1.0 DVDD Level Detector 6.8.2.0 VDD Level Detector 1 6.8.3.0 VDD Level Detector 2 6.8.4.0 Ring Oscillator 3 6.8.5.0 Counter to 64K 7.0.0.0 Current Switch 2 8.0.0.0 Reference Current Mirror 8.1.0.0 Level Shifter 8

Marvell 88SE9123-NAA2 SATA 6 Gb/s RAID Controller Page 8 9.0.0.0 Bias Current Mirror 10.0.0.0 Control Buffers and DVDD Decoupling 11.0.0.0 Analog Test Access 11.1.0.0 Level Shifter X5 11.2.0.0 Level Shifter X4 11.3.0.0 Decoder 5 11.4.0.0 Decoder 6 12.0.0.0 I/O Pad 1 13.0.0.0 I/O Pad 2 14.0.0.0 Decoupling Capacitor

Marvell 88SE9123-NAA2 SATA 6 Gb/s RAID Controller About Chipworks Chipworks is the recognized leader in reverse engineering and patent infringement analysis of semiconductors and electronic systems. The company s ability to analyze the circuitry and physical composition of these systems makes them a key partner in the success of the world s largest semiconductor and microelectronics companies. Intellectual property groups and their legal counsel trust Chipworks for success in patent licensing and litigation earning hundreds of millions of dollars in patent licenses, and saving as much in royalty payments. Research & Development and Product Management rely on Chipworks for success in new product design and launch, saving hundreds of millions of dollars in design, and earning even more through superior product design and faster launches. Contact Chipworks To find out more information on this report, or any other reports in our library, please contact Chipworks at: Chipworks 3685 Richmond Rd. Suite 500 Ottawa, Ontario K2H 5B7 Canada T: 1.613.829.0414 F: 1.613.829.0515 Web site: www.chipworks.com Email: info@chipworks.com Please send any feedback to feedback@chipworks.com