PART MAX5480BEEE MAX5480AEEE TOP VIEW CS D0 (LSB)

Similar documents
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

Data Sheet January Features. Pinout. NUMBER OF BITS LINEARITY (INL, DNL) TEMP. RANGE ( o C) PACKAGE PKG. NO.

LC2 MOS Quad 8-Bit D/A Converter AD7226

Model AD558J AD558K AD558S 1 AD558T 1 Min Typ Max Min Typ Max Min Typ Max Min Typ Max Units

EVALUATION KIT AVAILABLE Broadband, Two-Output, Low-Noise Amplifier for TV Tuner Applications MAX2130. Maxim Integrated Products 1

Cold-Junction-Compensated K-Thermocoupleto-Digital Converter (0 C to C)

V CC TOP VIEW. f SSO = 20MHz to 134MHz (DITHERED)

DS1220Y 16k Nonvolatile SRAM

12-Bit Serial Daisy-Chain CMOS D/A Converter DAC8143

Features. Note Switches shown in digital high state


LM118/LM218/LM318 Operational Amplifiers

PACKAGE OUTLINE DALLAS DS2434 DS2434 GND. PR 35 PACKAGE See Mech. Drawings Section

DS1225Y 64k Nonvolatile SRAM

DATA SHEET. TDA1543 Dual 16-bit DAC (economy version) (I 2 S input format) INTEGRATED CIRCUITS

CMOS 12-Bit Monolithic Multiplying DAC AD7541A

16-Bit Monotonic Voltage Output D/A Converter AD569

24-Bit, 96kHz BiCMOS Sign-Magnitude DIGITAL-TO-ANALOG CONVERTER

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

MM74C74 Dual D-Type Flip-Flop

Digital to Analog Converter. Raghu Tumati

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

DS1621 Digital Thermometer and Thermostat

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

R EXT THERMISTOR. Maxim Integrated Products 1


74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs

Obsolete Product(s) - Obsolete Product(s)

CD4013BC Dual D-Type Flip-Flop

Spread-Spectrum Crystal Multiplier DS1080L. Features

74AC191 Up/Down Counter with Preset and Ripple Clock

WHAT DESIGNERS SHOULD KNOW ABOUT DATA CONVERTER DRIFT

INTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook.

HCF4056B BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION

MAX14760/MAX14762/MAX14764 Above- and Below-the-Rails Low-Leakage Analog Switches

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

LM386 Low Voltage Audio Power Amplifier

How To Power A Power Supply On A Microprocessor (Mii) Or Microprocessor Power Supply (Miio) (Power Supply) (Microprocessor) (Miniio) Or Power Supply Power Control (Power) (Mio) Power Control

74F168*, 74F169 4-bit up/down binary synchronous counter

Complete, High Resolution 16-Bit A/D Converter ADADC71

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

FEATURES DESCRIPTIO APPLICATIO S. LTC1451 LTC1452/LTC Bit Rail-to-Rail Micropower DACs in SO-8 TYPICAL APPLICATIO

CA723, CA723C. Voltage Regulators Adjustable from 2V to 37V at Output Currents Up to 150mA without External Pass Transistors. Features.

X9C102/103/104/503. Terminal Voltages ±5V, 100 Taps. Digitally-Controlled (XDCP) Potentiometer

ADS9850 Signal Generator Module

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

DS2187 Receive Line Interface

LM1084 5A Low Dropout Positive Regulators

DS1220Y 16k Nonvolatile SRAM

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

DS1621 Digital Thermometer and Thermostat

ICS SYSTEM PERIPHERAL CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

High-Speed, Low-Power, 3V/5V, Rail-to-Rail, Single-Supply Comparators MAX941/MAX942/ MAX944. General Description. Features. Ordering Information

DS Wire Digital Thermometer and Thermostat

LTC Channel Analog Multiplexer with Serial Interface U DESCRIPTIO

DATA SHEET. TDA1518BQ 24 W BTL or 2 x 12 watt stereo car radio power amplifier INTEGRATED CIRCUITS

LC 2 MOS Signal Conditioning ADC with RTD Excitation Currents AD7711

1-Mbit (128K x 8) Static RAM

DS1307ZN. 64 x 8 Serial Real-Time Clock

Chapter 6: From Digital-to-Analog and Back Again

ICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram

Description. 5k (10k) - + 5k (10k)

Interfacing Analog to Digital Data Converters

12-Bit, 4-Channel Parallel Output Sampling ANALOG-TO-DIGITAL CONVERTER

High-Speed, 5 V, 0.1 F CMOS RS-232 Driver/Receivers ADM202/ADM203

PART. MAX5420CEUA -40 C to +85 C 8 µmax 0.5% MAX5421CEUB -40 C to +85 C 10 µmax 0.5% Maxim Integrated Products 1

Semiconductor MSM82C43

DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

High Voltage Current Shunt Monitor AD8212

ICS SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

DS2186. Transmit Line Interface FEATURES PIN ASSIGNMENT

LM1036 Dual DC Operated Tone/Volume/Balance Circuit

PIN CONFIGURATION FEATURES ORDERING INFORMATION ABSOLUTE MAXIMUM RATINGS. D, F, N Packages

Microprocessor Supervisory Circuits

HT9170 DTMF Receiver. Features. General Description. Selection Table

Push-Pull FET Driver with Integrated Oscillator and Clock Output

TLI4946. Datasheet TLI4946K, TLI4946-2K, TLI4946-2L. Sense and Control. May 2009

TL074 TL074A - TL074B

AAV003-10E Current Sensor


74F74 Dual D-Type Positive Edge-Triggered Flip-Flop

STP10NK60Z/FP, STB10NK60Z/-1 STW10NK60Z N-CHANNEL 600V-0.65Ω-10A TO-220/FP/D 2 PAK/I 2 PAK/TO-247 Zener-Protected SuperMESH Power MOSFET

ADC0808/ADC Bit µp Compatible A/D Converters with 8-Channel Multiplexer

DATA SHEET. TDA8560Q 2 40 W/2 Ω stereo BTL car radio power amplifier with diagnostic facility INTEGRATED CIRCUITS Jan 08

Op-Amp Simulation EE/CS 5720/6720. Read Chapter 5 in Johns & Martin before you begin this assignment.

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

LM101A LM201A LM301A Operational Amplifiers

STP6NK60Z - STP6NK60ZFP STB6NK60Z - STB6NK60Z-1 N-CHANNEL 600V - 1Ω - 6A TO-220/TO-220FP/D 2 PAK/I 2 PAK Zener-Protected SuperMESH Power MOSFET

NTE923 & NTE923D Integrated Circuit Precision Voltage Regulator

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

Features DISPLAY DECODING INPUT INTERFACING

PECL and LVDS Low Phase Noise VCXO (for MHz Fund Xtal) XIN XOUT N/C N/C CTRL VCON (0,0) OESEL (Pad #25) 1 (default)

Features. Ordering Information. * Underbar marking may not be to scale. Part Identification

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

DESCRIPTIO FEATURES FU CTIO AL BLOCK DIAGRA. LTC1655/LTC1655L 16-Bit Rail-to-Rail Micropower DACs in. SO-8 Package APPLICATIO S

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

High Speed, Low Power Monolithic Op Amp AD847

Transcription:

9-; Rev ; /97 General Description The is a CMOS, -bit digital-to-analog converter (DAC) that interfaces directly with most microprocessors. On-chip input latches make the DAC load cycle interface similar to a RAM write cycle, where and are the only control inputs required. Linearity of ±/ is guaranteed, and power coumption is less than 5µW. Monotonicity is guaranteed over the full operating temperature range. The can be operated in either voltage-output or current-output mode. It is available in a small 6-pin QSOP package. Applicatio Digitally Adjusted Power Supplies -Bit Parallel DAC in QSOP-6 Package Features QSOP-6 Package (same footprint as SO-) Single +5V Supply Operation VOUT or IOUT Operation -Bit Parallel Interface Guaranteed Monotonic Over Temperature Low Power Coumption µa max ±/ Linearity Over Temperature Ordering Information Programmable Gain Automatic Test Equipment PART ACEE TEMP. RANGE C to +7 C PIN- PACKAGE 6 QSOP ERROR () ±/ Portable, Battery-Powered Itruments BCEE C to +7 C 6 QSOP ±/ VCO Frequency Control RF Tramit Control in Portable Radios AEEE BEEE -4 C to +5 C -4 C to +5 C 6 QSOP 6 QSOP ±/ ±/ Typical Operating Circuit Pin Configuration V TOP VIEW DATA INPUTS 4 5 D7 D R k 4 6 OUT R k pf MAX4 V OUT OUT D7 (MSB) D6 D5 D4 D 4 5 6 7 6 5 4 9 D () D D R AND R USED ONLY IF GAIN ADJUSTMENT IS REQUIRED. QSOP Maxim Integrated Products For free samples & the latest literature: http://www.maxim-ic.com, or phone --99-. For small orders, phone 4-77-76 ext. 46.

QSOP-6 Package ABSOLUTE MAXIMUM RATINGS to...-.v to +7V to...±5v to...±5v Digital Inputs to...-.v to ( +.V) OUT, to...-.v to Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditio beyond those indicated in the operational sectio of the specificatio is not implied. Exposure to absolute maximum rating conditio for extended periods may affect device reliability. ELECTRICAL CHARACTERISTI Operating Temperature Ranges _CEE... C to +7 C _EEE...-4 C to +5 C Storage Temperature Range...-65 C to +6 C Continuous Power Dissipation (T A = +7 C) EE (derate.mw/ C above +7 C)...667mW Lead Temperature (soldering sec)...+ C ( = +5V, V = +V, V OUT = V = V, Circuit of Figure,, unless otherwise noted.) Resolution PARAMETER DC ACCURACY Relative Accuracy Differential Nonlinearity Gain Error (Note ) Gain Temperature Coefficient (Note ) Supply Rejection Output Leakage Current (I OUT ) Output Leakage Current (I ) ERENCE INPUT Input Resistance DYNAMIC PERFORMANCE SYMBOL INL DNL PSR R All grades guaranteed monotonic over temperature pin 5 to CONDITIONS MIN TYP MAX ±/ A.. (Note )..6 %FSR/%. B. V = ±V ±5 DAC code = full scale ±4 na V = ±V ±5 DAC code = zero scale ±4 na ± ± ± 5 UNITS Bits ppm/ C kω Output Current Settling Time to / D D7 = V to or to V, = = V, OUT load = Ω pf A (Note ) B 5 4 5 AC Feedthrough (OUT or ) V = ±V, khz sine wave, = = V A (Note ) B..5.5 ANALOG OUTPUTS OUT Capacitance (Note ) Capacitance (Note ) C OUT C D D7 =, = = V D D7 = V, = = V D D7 =, = = V D D7 = V, = = V pf pf

QSOP-6 Package ELECTRICAL CHARACTERISTI (continued) ( = +5V, V = +V, V OUT = V = V, Circuit of Figure,, unless otherwise noted.) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS DIGITAL INPUTS Input High Voltage V IH.4 V Input Low Voltage V IL. V ; V IN = V to ± Input Current I IN ± Input Capacitance (Note ) C IN D D7, POWER REQUIREMENTS Supply Current I DD Digital inputs at V or 5 SWITCHING CHARACTERISTI (Figure 4) Chip-Select to Write- A t Setup Time B 5 Chip-Select to Write- A t CH Hold Time B Write Pulse Width t A B 5 Data-Setup Time t DS A 7 B 55 Data-Hold Time t DH A B -7 µa pf µa Note : Gain error is measured using internal feedback resistor. Full-scale range (FSR) = V. Note : Gain TempCo measured from +5 C to T MAX and from +5 C to T MIN. Note : Guaranteed by design. Pin Description PIN NAME OUT R-R Ladder Output R-R Ladder Output, complement of OUT Ground 4 D7 D Data Inputs, D7 is the most significant bit. Chip Select Input. Active Low. Write Control Input. Active Low. 4 Power Supply Input, +5V 5 Reference Voltage Input 6 Feedback Resistor Connection FUNCTION

QSOP-6 Package Detailed Description The is an -bit multiplying digital-to-analog converter (DAC) that coists of a thin-film R-R resistor array with CMOS current steering switches. Figure shows a simplified schematic of the DAC. The inverted R-R ladder divides the voltage or current reference in a binary manner among the eight steering switches. The magnitude of the current appearing at either OUT terminal depends on the number of switches selected; therefore, the output is an analog representation of the digital input. The two OUT terminals must be held at the same potential so a cotant current is maintained in each ladder leg. This makes the input current independent of switch state and also eures that the maintai its excellent linearity performance. Interface-Logic Information Mode Selection The inputs and control the s operating mode (see Table ). Write Mode When and are both low, the is in write mode, and its analog output responds to data activity at the D D7 data-bus inputs. In this mode, the data latches are traparent (see Tables and ). Hold Mode In hold mode, the retai the data that was present on D D7 just prior to or assuming a high state. The analog output remai at the value corresponding to the digital code locked in the data latch. Applicatio Information Using the in Voltage- Output Mode (Single Supply) The can be used either as a current-output DAC (Figures and 6) or as a voltage-output DAC (Figures and 5). To use the in voltage mode, connect OUT to the reference input and connect to ground., now the DAC output, is a voltage source with a cotant output resistance of kω (nominally). This output is often buffered with an op amp (Figure 5). An advantage of voltage-mode operation is singlesupply operation for the complete circuit; i.e., a negative reference is not required for a positive output. It is important to note that the range of the reference is restricted in voltage mode. The reference input (voltage at OUT) must always be positive and is limited to no more than - V. If the reference voltage exceeds this value, linearity is degraded. DATA INPUTS 4 L H X L X H 5 V D7 D R k 4 6 R FB OUT R k pf MAX4 R AND R USED ONLY IF GAIN ADJUSTMENT IS REQUIRED. V OUT Figure. Unipolar Binary Operation (Two-Quadrant Multiplication) INPUT* *( - V, max) OUT 6 +5V 4 D7 D 4 5 OUTPUT VOLTAGE (kω OUTPUT RESISTANCE) Figure. Typical Operating Circuit (Voltage Mode Unbuffered) Table. Mode-Selection Table MODE Write Hold Hold DAC Respoe DAC responds to data bus (D D7) inputs. Data bus (D D7) is locked out; DAC holds last data present when or assumed high state. L = Low State, H = High State, X = Don t Care 4

QSOP-6 Package Table. Unipolar Binary Code Table DIGITAL INPUT MSB ANALOG OUTPUT 55 -V 56 9 -V 56 Table. Bipolar (Offset Binary) Code Table DIGITAL INPUT MSB ANALOG OUTPUT +V 7 +V -V 56 = V 7 -V 56 -V -V 56 -V 7 -V = 56 -V NOTE : = V V 56 ( ) = ( ) 7 NOTE : = V V ( ) = ( ) kω S kω kω kω kω kω kω kω S7 S6 S t t t CH t DS D7 (MSB) INTERFACE LOGIC D6 D5 D () kω OUT (D7 D) V IH V IL STABLE NOTES:. FOR THE, ALL INPUT SIGNAL RISE AND FALL TIMES ARE MEASURED FROM % TO 9% OF. = +5V, t r = t f =.. TIMING MEASUREMENT ERENCE LEVEL IS (V IH + V IL ) /. t DH Figure. Functional Diagram Figure 4. Write-Cycle Timing Diagram 5

QSOP-6 Package +5V V IN MAX6 V OUT +.V N.C. 6 4 OUT 5.µF MAX4 V V OUT.4V (55/56) D7 D 4 k k Figure 5. Single-Supply Voltage-Output Mode (Buffered) ±V (AC OR DC) V DATA INPUTS 4 R kω 5 4 6 D7 D OUT R kω C A / MXL TO -V R kω R4 kω R5 kω A / MXL V OUT R6 5kΩ NOTES:. ADJUST R FOR V OUT = V AT CODE.. C PHASE COMPENSATION (pf to 5pF) MAY BE REQUIRED IF A IS A HIGH-SPEED AMPLIFIER. Figure 6. Bipolar (Four-Quadrant) Operation Maxim cannot assume respoibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licees are implied. Maxim reserves the right to change the circuitry and specificatio without notice at any time. 6 Maxim Integrated Products, San Gabriel Drive, Sunnyvale, CA 946 4-77-76 997 Maxim Integrated Products Printed USA is a registered trademark of Maxim Integrated Products.