BONDABILITY RELATED TO PROBING

Similar documents
Comprehensive Approach to Control Contact Resistance Instability and Improve First Pass Yield of Bumped Devices

Probe Needle Wear and Contact Resistance

Wafer Level Testing Challenges for Flip Chip and Wafer Level Packages

Actual vs. Programmed Overtravel for Advanced Probe Cards

Vertical Probe Alternative for Cantilever Pad Probing

Test-data validation. Ing. Rob Marcelis

Low and Stable Contact Resistance With Reduced Cleaning......A Paradigm Shift

1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.

Card electrical characteristic, Parallelism & Reliability. Jung Keun Park Willtechnology

Specializing in Open Cavity Packages & Complete IC Assembly Services ISO 9001:2008 Certified and ITAR Registered

Automated Contact Resistance Tester CR-2601

RF Test Gage R&R Improvement

Five Year Projections of the Global Flexible Circuit Market

4000 Optima. Bondtesting Optimized.

Wire Bonding A Closer Look

Objective. Testing Principle. Types of Testing. Characterization Test. Verification Testing. VLSI Design Verification and Testing.

Flip Chip Package Qualification of RF-IC Packages

Faszination Licht. Entwicklungstrends im LED Packaging. Dr. Rafael Jordan Business Development Team. Dr. Rafael Jordan, Business Development Team

TYPES OF COMPUTERS AND THEIR PARTS MULTIPLE CHOICE QUESTIONS

Advancements in High Frequency, High Resolution Acoustic Micro Imaging for Thin Silicon Applications

Chip-on-board Technology

How To Make Money From Semiconductor Production

ENGINEERING METROLOGY

GaN IC Die Handling, Assembly and Testing Techniques

Winbond W2E512/W27E257 EEPROM

Advanced Technologies and Equipment for 3D-Packaging

Webinar: HDI 2 Perfection in HDI Optimal use of the HDI technology Würth Elektronik Circuit Board Technology

DMS 680. Universal length measuring system gauge inspection for»iso 9000«requirements

Ultrasonic Wave Propagation Review

SPI HS70. Remote Control of Multiple Lines with RMCworks. Systematic Process Management by Inspection Spec Server

Thermal Modeling Methodology for Fast and Accurate System-Level Analysis: Application to a Memory-on-Logic 3D Circuit

The accelerometer designed and realized so far is intended for an. aerospace application. Detailed testing and analysis needs to be

3D TOPOGRAPHY & IMAGE OVERLAY OF PRINTED CIRCUIT BOARD ASSEMBLY

Measuring of the Temperature Profile during the Reflow Solder Process Application Note

Physics 221 Experiment 5: Magnetic Fields

Easy Machining Center Setup

Tube Control Measurement, Sorting Modular System for Glass Tube

Making Better Medical Devices with Multisensor Metrology

DualBeam Solutions for Electrical Nanoprobing

Dry Film Photoresist & Material Solutions for 3D/TSV

Atomic Force Microscopy Observation and Characterization of a CD Stamper, Lycopodium Spores, and Step-Height Standard Diffraction Grating

Copper Ball Bonding, An Evolving Process Technology

A Career that Revolutionises & Improves Lives

Miniaturizing Flexible Circuits for use in Medical Electronics. Nate Kreutter 3M

Surface Mount LEDs - Applications Application Note

nanovea.com MECHANICAL TESTERS Indentation Scratch Wear

Comparison of results and test methods using the Micro IRHD and the Micro Shore rubber hardness measurement instruments

Array Sockets and Connectors Using MicroSpring Technology

SEM/FIB Workbench. Klocke Nanotechnik. Microtechnology Network. Motion from the Nanoworld. One of 279 members in a. Pascalstr. 17 Aachen, Germany

Enhanced interconnect medium simplifies test & verification Abstract Introduction Spring Probe Contact Resistance

MULTI-FLEX CIRCUITS AUSTRALIA. International Suppliers of PRINTED CIRCUIT BOARDS

Atomic Force Microscope and Magnetic Force Microscope Background Information

Phased-Array ROWA-SPA: High-performance testing machine for combined, 100-percent automated testing of square and round bars

Development of Ultra-Multilayer. printed circuit board

Supertex inc. HV Channel High Voltage Amplifier Array HV256. Features. General Description. Applications. Typical Application Circuit

Winbond W971GG6JB-25 1 Gbit DDR2 SDRAM 65 nm CMOS DRAM Process

The promise of ultrasonic phased arrays and the role of modeling in specifying systems

Advanced VLSI Design CMOS Processing Technology

Length, Finland, MIKES (VTT Technical Research Centre of Finland Ltd, Centre for Metrology / Mittatekniikan keskus)

How to Build a Printed Circuit Board. Advanced Circuits Inc 2004

Welcome to this presentation on LED System Design, part of OSRAM Opto Semiconductors LED 101 series.

SCHMIDT ManualPress 300 Series Manual Presses with Process Monitoring

Flexible packaging by film assisted molding for micro assembly technologies based on PCB

Calibration of AFM with virtual standards; robust, versatile and accurate. Richard Koops VSL Dutch Metrology Institute Delft

SPECIFICATION Aluminum Module Frames. Allowed anodization before fabrication for clear frames.

Bourns Resistive Products

Proper Implementation of Industrial CT Scanning to Reduce Inspection Costs & Get to Production Faster. Jesse Garant, JG&A Metrology Center

Riding silicon trends into our future

Mass production, R&D Failure analysis. Fault site pin-pointing (EM, OBIRCH, FIB, etc. ) Bottleneck Physical science analysis (SEM, TEM, Auger, etc.

PCN Structure FY 13/14

Unmatched Metal Hardness Testing

ACCESSORIES. Radiant Heater Controller, with 3021 Radiant Heater: Stand-Alone Radiant Heater Controller, with 3021 Radiant Heater.

Smart Card Security How Can We Be So Sure?

1.1.2 Polypropylene The polypropylene must be a white opaque film, 1 2 mil thick. Biaxial orientation is preferred.

FRT - setting the standard

Measuring the Condition of Prestressed Concrete Cylinder Pipe

CIRCUITS AND SYSTEMS- Assembly and Printed Circuit Board (PCB) Package Mohammad S. Sharawi ASSEMBLY AND PRINTED CIRCUIT BOARD (PCB) PACKAGE

Semiconductor SEMICONDUCTOR PROBE

3D innovations: From design to reliable systems

The Road to 450 mm Semiconductor Wafers Ira Feldman

Chapter 1 Introduction to The Semiconductor Industry 2005 VLSI TECH. 1

Multilevel Socket Technologies

Back to Elements - Tetrahedra vs. Hexahedra

Solder Reflow Guide for Surface Mount Devices

Precision Miniature Load Cell. Models 8431, 8432 with Overload Protection

Reliability of the DRAGON Product Family Application Note

RC Scrub R. High Performance Test Socket Systems for Micro Lead Frame Packages

Application Specification SIAMEZE * Standard and Fine Range Terminals 18 Mar 11 Rev C

How to avoid Layout and Assembly got chas with advanced packages

Experiment 3: Magnetic Fields of a Bar Magnet and Helmholtz Coil

Series. X-ray Inspection.

ADVANCED IC REVERSE ENGINEERING TECHNIQUES: IN DEPTH ANALYSIS OF A MODERN SMART CARD. Olivier THOMAS Blackhat USA 2015

State-of-Art (SoA) System-on-Chip (SoC) Design HPC SoC Workshop

OPTOELECTRONICS PACKAGING FOR EFFICIENT CHIP-TO-WAVEGUIDE COUPLING

Evaluation of New Probe Technology on SnAg and Copper Bumps

Bruker Stylus and 3D Microscope Systems Solutions for Semiconductor Applications

TechCut 4 Precision Low Speed Saw

1. Photon Beam Damage and Charging at Solid Surfaces John H. Thomas III

A universal forensic solution to read memory chips developed by the Netherlands Forensic Institute. The NFI Memory Toolkit II

Transcription:

BONDABILITY RELATED TO PROBING «WHEN PROBING AND BONDING ARE NOT GOOD FRIENDS!» By Eugene LIM and Dominique LANGLOIS with Patrick BUFFEL 1

AGENDA Part 1/4 Impact of probing on wire bonding Introduction of Infineon plants Ball bonding sequence and failure mode Data collection and analysis Part 3/4 Probe-card improvements How to improve Cantilever (APS/MJC) Low pitch micro-spring PC for tomorrow (FFI) Part 2/4 Probing process Altis Semiconductor presentation Final sort process flow Why several touch downs Probe marks size, build-up height, exposed-oxide mechanisms Part 4/4 Conclusion Part 4/4 Conclusion Bonding concerns What could be the solutions 2

Infineon (Corporate Back End - CBE) Overview Assembly & Test: Logic & Power Ics / Discretes / Optocoupler / High frequency Components & Sensors Employees: 7510 Area: 111 400 m 2 Munich Wuxi Headquarter Opto Components Regensburg Singapore Advanced Backend Technology Pilotlines* Penang Logic ICs Batam Batam Lim Hock Chuan Eugene June 2001 Opto Components* * Part of Osram OS Malacca Discretes, Power ICs, Opto Components, DRAM Logic ICs 3

Singapore - Assembly & Final Test of Logic ICs Country: Products: Packages: Testers: Singapore Applications Specific ICs Microcontrollers Power ICs High Frequency ICs P - TSSOP P - MQFP P - TQFP P - LFBGA P - VQFN Logic, Analog & Mixed Signal Production* : 583 (pieces 00/01) Employees: 2000 (without Sales,DC,EZM & AIT) Floor space: 31410 m 2 Established: 1993 (Founded 1970) Lim Hock Chuan Eugene June 2001 4

Wire bonding (thermosonic) on the bond pad - Ball bonding sequence Gold wire Capillary EFO wand Bond pad Chip Successful ball bonding on pad Lim Hock Chuan Eugene June 2001 5

What is Lifted Ball Bond (LBB) & Non Stick On Pad (NSOP)? Successful ball bonding on pad Normal probe mark on bond pad Lifted Ball Bond (LBB) Non Stick On Pad (NSOP) Lim Hock Chuan Eugene June 2001 Ball bond is lifted after wire bonding Ball bond is lifted during wire bonding 6

What can cause Lifted Ball Bond (LBB) & Non Stick On Pad (NSOP)? Bond Pad Opening = 72 µm 1. Exposed Oxide 2. Big/Multiple probe marks Lim Hock Chuan Eugene June 2001 3. Aluminum build-up 7

Classification of exposed oxide, big probe marks, and Aluminum build-up Probe Mark measurement Exposed Oxide measurement 15.5 µm Probe mark area = 48.4 x 15.5 = 750.2 µm 2 Exposed oxide area = (3.14 x 6.68 x 6.68) / 4 = 35.03 µm 2 48.4 µm % of probe area vs bond pad opening = 750.2 / (72 x 72) = 750.2 / 5184 = 14.5% % of exposed oxide area vs bond pad opening = 35.03 / (72 x 72) = 35.03 / 5184 = 0.68% Diameter = 6.68µm Aluminum Build-Up measurement Aluminum build-up Datum plane Lim Hock Chuan Eugene June 2001 1. Focus is done on the selected bond pad, making it the datum plane. 2. Move the scope vertically in the z-axis to focus on the tip of the build-up. 3. This vertical displacement is the height of the Aluminum build-up. 8

Instruments used for non-destructive (dimensioning) and destructive tests (ball shear) Microscope Ball shearing machine Lim Hock Chuan Eugene June 2001 Wire bonding machine 9

What is the impact of Ball Shear and % of Lifted Ball Bond on bond pads with big/multiple probe marks? Graph of Ball Shear and % of Lifted Ball Bond rejects vs increasing Probe Mark Area 22.0 30.0 20.0 18.0 28.0 % of Lifted Ball Bond rejec 16.0 14.0 12.0 10.0 8.0 6.0 26.0 24.0 22.0 Ball Shear (g 4.0 2.0 20.0 0.0 10.0 15.0 20.0 25.0 30.0 35.0 % of Probe Mark Area vs Bond Pad Area 18.0 % of Lifted Ball Bond rejects Ball Shear Lim Hock Chuan Eugene June 2001 10

What is the impact of Ball Shear and % of Lifted Ball Bond on bond pads with exposed oxide? Graph of Ball Shear and % of Lifted Ball Bond rejects vs increasing Exposed Oxide Area 30.0 30.0 28.0 % of Lifted Ball Bond rejec 26.0 24.0 22.0 20.0 18.0 16.0 14.0 12.0 10.0 8.0 6.0 4.0 28.0 26.0 24.0 22.0 20.0 Ball Shear (g 2.0 0.0 0 0.04 0.17 0.38 0.68 1.06 % of Exposed Oxide Area vs Bond Pad Area 18.0 % of Lifted Ball Bond rejects Ball Shear Lim Hock Chuan Eugene June 2001 Page 11 11

What is the impact of Ball Shear and % of Lifted Ball Bond on bond pads with Aluminum build-up? Graph of Ball Shear and % of Lifted Ball Bond rejects vs increasing Aluminum Build-Up 6.0 30.0 5.0 28.0 % of Lifted Ball Bond rejec 4.0 3.0 2.0 26.0 24.0 22.0 Ball Shear (g 1.0 20.0 0.0 1.80 2.30 3.40 4.10 4.80 Aluminum Build-Up (um) 18.0 % of Lifted Ball Bond rejects Ball Shear Lim Hock Chuan Eugene June 2001 Page 12 12

ALTIS SEMICONDUCTOR A Company built from the IBM Microelectronics Corbeil-Essonnes site 50 / 50 IBM / Infineon Joint Venture ( 07 / 99 ) A conversion from DRAM centric focused product mix to Logic centrix focused mix LOGIC : 0.35µ / 0.25µ Aluminium / 0.18µ Copper / 0.13µ Copper Low K Embedded MEMORY: DRAM 0.35µ / 0.20µ / 0.17 µ World class customers leaders in Telecoms and Computer peripherals Shared management IBM / Infineon Capacity sharing 50 / 50 based on normalized capacity Investment plan : about 1 Billion Euro in the years 2000/2001 13

WHEN PROBING AND BONDING ARE NOT GOOD FRIENDS! SCRUB MARK EFFECTS NEGATIVE FOR BONDING POSITIVE FOR TESTING Decrease Bonding Performance Remove alu oxide Decrease CRs Improve Yield Allow Prober to operate needle to pad alignement 14

FINAL SORT : FROM SHORT TO LONG PATH Exemple 1 : The short way TEST BSG Group B Visual Inspection INKING PACKING SHIPPING 15

WAFER SORT : FROM SHORT TO LONG PATH Exemple 2 : A long way to go (logic product with EDRAM, SRAM, CPU) Prefuse Test J995 EDRAM Prefuse Retest* J995 EDRAM FUSE EDRAM Postfuse/ Prefuse Test J971 EDRAM, SRAM, CPU Postfuse/ Prefuse Retest* J971 EDRAM, SRAM, CPU FUSE SRAM Postfuse Test J971 SRAM Postfuse Restest* J971 SRAM Analog Test Analog Retest* BSG Group B Visual Inspection INKING PACKING SHIPPING * If more than 5 % retest gain 16

WHY SEVERAL PROBE MARKS PROCESS REASONS : Different tests (Prefuse, Postfuse, Analog) Restest (contact problems, yield issues) PROBE-CARD REASONS : Over probing due to probe-card (Dut layout) 17

WHAT MAKES THE SIZE OF A PROBE-MARK PROBE-CARD REASONS : Tip size, tip shape Needles planarity, PC warping (temperature) Needle gram force PROBER REASONS : Z height detection, profiler precision Chuck, prober table planarity Test head docking influence PRODUCT REASONS : Pad material hardness HUMAN REASONS : Overtravel set by operator 18

HOW CAN EXPOSED OXIDE HAPPENED? PROBE-CARD REASONS : PROBER REASONS : Tip size, tip shape Needles planarity, PC warping (temperature) Needle gram force Scrub lenght (beam angle, needle layer related) (same as page 18) Double Zup Z chuck speed PRODUCT REASONS : HUMAN REASONS : Pad thickness (technology dependant) Pad material hardness Pad structure Excessive overtravel set by operator 19

AND WHAT ABOUT THE SCRUB MARK BUILD-UP UP HEIGHT! A VERY DIFFICULT AND NEW PARAMETER TO CONTROL AND UNDERSTAND (SO FAR NO PROBE-CARD SPECIFICATIONS LINK TO THIS PARAMETER..) PROBE-CARD REASONS : PROBER REASONS : Needle shape (flat, radius, semi-radius, beam angle) Needles planarity, PC warping (temperature) Needle gram force Beam, knee, taper angle (same as on previous pages) PRODUCT REASONS : HUMAN REASONS : Pad material hardness Overtravel set by operator 20

CANTILEVER PC IMPROVEMENTS PAD PITCH 60um PAD SIZE 52x95um Needle Tip Contact Scrub Layer Diameter Angle O/D Length Beam Knee Taper Force amount Remark ( φ ) ( µ m ) ( µ m ) ( g ) ( µ m ) 1 0.15 5 100 170 2763 0.050 1.5 9.37 13.96 28.96 2 0.15 7 100 250 2763 0.050 1.5 9.37 20.35 35.35 3 0.15 9 100 350 2763 0.055 1.5 9.69 27.55 42.55 4 0.15 11 100 450 2763 0.060 1.5 9.98 34.78 49.78 1 3 2 4 1 3 2 4 21

Needle Shape An IBM INFINEON Company CANTILEVER PC IMPROVEMENTS 22

CANTILEVER PC IMPROVEMENTS Needle Tip Contact Scrub Layer Diameter Angle O/D Length Beam Knee Taper Force amount Remark ( φ ) ( µ m ) ( µ m ) ( g ) ( µ m ) 1 0.1 6 70 230 1749 0.044 1.134 5.01 13.57 28.57 2 0.1 8 70 290 1749 0.048 1.088 5.35 18.79 33.79 3 0.1 10 70 350 1749 0.051 1.042 5.6 21.91 36.91 1 2 3 1 2 3 1 2 3 23

LOW PITCH MICRO SPRING PC Fine Pitch Probing Critical Factor Probe Tip Size 25µm 17.5µm 100µm pad 80µm OT Controlling the probe tip size is critical for maintaining scrub mark size Fine pitch/small pad probing may require < 10µm probe tips 24

Number of MicroSprings An IBM INFINEON Company 300 250 200 150 100 50 0 LOW PITCH MICRO SPRING PC Fine Pitch Probing Critical Factor Alignment Repeatability Change in MicroSpring Alignment over 200k Touchdowns Change in X Change in Y -3-2 -1 0 1 2 3 Microns - 641 MicroSprings measured on API PRVX2 - Touchdowns performed at 75µm overtravel Alignment variation leads to: Passivation damage Increased Maintenance Yield loss Hitting the center of the pad is more critical for tighter pad pitch and smaller pads Alignment repeatability = PRODUCTIVITY 25

LOW PITCH MICRO SPRING PC Fine Pitch Probing Critical Factor Pad Damage Scrub Depth 500nm @ 40µm overtravel 10-15um probe tip with 1.5gm/mil probe force 26

CONCLUSION PART 1 1. The presence of big/multiple probe marks, exposed oxide & Aluminum build-up will cause: 1.1 Ball shear readings to decrease. 1.2 % of lifted ball bond rejects to increase. 2. Probe mark area > 25% will increase lifted ball bond rejects. 3. The presence of exposed oxide is already a reject, and it will exhibit lifted ball bond rejects. 4. Aluminum build-up > 3.40um will increase lifted ball bond rejects. * The simulation of probe mark defect modelling in this area will help to represent a more universal impact of wire bondability due to probing (the 3 elements covered). Lim Hock Chuan Eugene June 2001 27

CONCLUSION PART 2 SHORT TERM SOLUTIONS optimize WAFER MAP INDEX (TO AVOID OVER PROBING) REDUCE PROBE-CARD SPECIFICATIONS PROBER IMPROVEMENTS : IMPROVE PRECISION (calibration, preventive maintenance) USE ALL POSSIBLE OPTIONS (soak time, double profiler, etc ) REDUCE OVERTRAVEL LIMIT USE A PROBER / TESTER INTERACTIVE LOOP CONTACT USE WAFERWORX (API) TO OPTIMIZE PC SETUP CHARACTERIZE PROBING WITH WAFERS IN REAL PRODUCTION CONDITION 28

CONCLUSION PART 3 LONG TERM SOLUTIONS HAVING UNIVERSAL TESTERS (memory, analog and logic test) USE VERTICAL PROBING (to avoid scrubbing) FUSE DURING TEST (electrical fuse) WAFER SORT AFTER BONDING (exemple : WOW from FFI) PACKAGE TEST ONLY (using electrical fuse if needed) DEDICATED PAD FOR BONDING ETC 29

ACKNOWLEDGEMENTS THANKS TO ALL PEOPLE INVOLVED IN THIS PRESENTATION Patrick BUFFEL (Altis Semiconductor) Roland BLASS and Thomas GÜNZEL (APS/MJC) Bob MARTIN (FORM FACTOR) Contact : Dominique LANGLOIS Altis Semiconductor 224, Bd John Kennedy 91105 Corbeil-Essonnes Cedex France Tel : (33) 1.60.88.69.33 Email : dominique.langlois@altissemiconductor.com Contact : Lim Hock Chuan Eugene Infineon Technologies 168, Kallang Way Singapore 349253 Tel : (65) 8400457 Email : eugene.lim@infineon.com 30