NOVA On-Line CMP Metrology and Its Use for Lot-to-Lot Process Control

Similar documents
This paper describes Digital Equipment Corporation Semiconductor Division s

To meet the requirements of demanding new

Grad Student Presentation Topics PHGN/CHEN/MLGN 435/535: Interdisciplinary Silicon Processing Laboratory

Low and Stable Contact Resistance With Reduced Cleaning......A Paradigm Shift

Evaluating Surface Roughness of Si Following Selected Lapping and Polishing Processes

VACUUM CLEAN CHAMBER PM OBJECTIVE: ALTUS HEATER WCVD NVLS A. Chamber. Vacuum Vacuum. Vacuum. Procedure: 2 Hours particle issues. New.

Chapter 7-1. Definition of ALD

Lapping and Polishing Basics

Probe Needle Wear and Contact Resistance

histaris Inline Sputtering Systems

INTELLIGENT DEFECT ANALYSIS SOFTWARE

Conductivity of silicon can be changed several orders of magnitude by introducing impurity atoms in silicon crystal lattice.

DEVELOPMENTS & TRENDS IN FEOL MATERIALS FOR ADVANCED SEMICONDUCTOR DEVICES Michael Corbett mcorbett@linx-consulting.com Semicon Taiwan2015

For Touch Panel and LCD Sputtering/PECVD/ Wet Processing

Sputtered AlN Thin Films on Si and Electrodes for MEMS Resonators: Relationship Between Surface Quality Microstructure and Film Properties

European bespoke wafer processing & development solutions for : Grinding, CMP, Edge Treatment, Wafer Bonding, Dicing and Cleaning

Coating Technology: Evaporation Vs Sputtering

FRT - setting the standard

1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.

Investor Presentation Q3 2015

Automating Non-Standard Recipes In a Dual Gate Oxide Pre-Clean Process

Facility Rates & Expense Caps

FRAUNHOFER INSTITUTe For

Wafer Placement Repeatibility and Robot Speed Improvements for Bonded Wafer Pairs Used in 3D Integration

Guide Specification STAYFLEX CORROSION CONTROL AND THERMAL INSULATION SYSTEM

Dry Film Photoresist & Material Solutions for 3D/TSV

Education of Solar Cells at Budapest University of Technology and Economics

Release: 1. AURTTM001 Operate and monitor computer numerical control machines

Results Overview Wafer Edge Film Removal using Laser

A thermal cure is then applied to obtain final properties of the paint film.

h e l p s y o u C O N T R O L

Chapter 1 Introduction to The Semiconductor Industry 2005 VLSI TECH. 1

3M Purification Inc. 3M Air Management Products for Your Commercial HVAC Needs. Create. Air. Confidence

A Remote Plasma Sputter Process for High Rate Web Coating of Low Temperature Plastic Film with High Quality Thin Film Metals and Insulators

THE USE OF OZONATED HF SOLUTIONS FOR POLYSILICON STRIPPING

Semiquest: Article 9 Sale

CASE STUDY: SCREEN PRINTING SOLUTIONS FOR SMALL DIE & PRECISION ALIGNMENT CHALLENGES

III. Wet and Dry Etching

Customer Service Note Lead Frame Package User Guidelines

Statistical Metrology: Tools for Understanding Variation

Sensor Integration on a W-CVD Cluster Tool for Real-Time Process Monitoring and Control

RCA CLEANING FOR 2 WAFERS

Our Embedded Dream of the Invisible Future

AIMS EUV. Status of Concept and Feasibility Study. Ulrich Stroessner* Heiko Feldmann** Wolfgang Harnisch* Dirk Hellweg** Sascha Perlitz*

Dry Etching and Reactive Ion Etching (RIE)

Balzers Sputter Coater SCD 050

Silicon-On-Glass MEMS. Design. Handbook

MACHINE VISION FOR SMARTPHONES. Essential machine vision camera requirements to fulfill the needs of our society

I R MASTER S THESIS. Operational Models for Evaluating the Impact of Process Changes on Cluster Tool Performance

SCENIC VIEW SV 10 SECTION SOLAR CONTROL FILMS

Example Summary of how to calculate Six Sigma Savings:

CHAPTER 5. OVERVIEW OF THE MANUFACTURING PROCESS

CRITICAL FLUID MANAGEMENT FLUOROPURE TRILAYER HDPE DRUMS

Good Boards = Results

Improved Contact Formation for Large Area Solar Cells Using the Alternative Seed Layer (ASL) Process

National Nanotechnology Infrastructure Network Vol.4 # 5

Lecture 030 DSM CMOS Technology (3/24/10) Page 030-1

Comprehensive Approach to Control Contact Resistance Instability and Improve First Pass Yield of Bumped Devices

Implementation Of High-k/Metal Gates In High-Volume Manufacturing

Profiles for floors of same height Cerfix Projoint

Tableting Punch Performance Can Be Improved With Precision Coatings

THE MINISTRY OF ENVIRONMENTAL PROTECTION, PHYSICAL PLANNING AND CONSTRUCTION

Process Confirmation & Go, Look, See

Module 7 Wet and Dry Etching. Class Notes

Welcome & Introduction

Interaction of proteins with nanoporous titania substrates

LifeStyle Targeting on Big Data using Rapid Miner

Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle

Using Frequent Sewer Inspection to Prioritize Asset Management. May 1, John Schroeder, P.E., BCEE Drew Richards, EI Tim Fallara, P.E.

Portable Digitilt Tiltmeter

Nonrenewable Natural Gas. Natural Gas Basics. How Was Natural Gas Formed?

Everline Module Application Note: Round LED Module Thermal Management

Quickstart. English Deutsch Français

Screen Printing For Crystalline Silicon Solar Cells

SOLAR ELECTRICITY: PROBLEM, CONSTRAINTS AND SOLUTIONS

Overview INVUE CR288 CONCENTRATION MONITOR APPLICATION NOTE FOR BEOL SEMICONDUCTOR PROCESSING. Authors: Christopher Wacinski and Wiley Wilkinson

Making Improvement Work in Pharmaceutical Manufacturing Some Case Studies. Ronald D. Snee

3.8 HSP (High Solids Polyurethane)

Assembly of LPCC Packages AN-0001

Feasibility study on polyparylene deposition in a PECVD reactor

FLEXIBLE CIRCUITS MANUFACTURING

Lecture 11. Etching Techniques Reading: Chapter 11. ECE Dr. Alan Doolittle

Wafer Manufacturing. Reading Assignments: Plummer, Chap 3.1~3.4

GOM Optical Measuring Techniques. Deformation Systems and Applications

Automated Receiving. Saving Money at the Dock Door. Page 8

A Methodology for Predictive Failure Detection in Semiconductor Fabrication

Supplier Quality Assurance Requirements Manual

MICRO DROPLET GENERATION TECHNOLOGY

BRIDGE FIELD PAINTING, REPAINTING, 412 AND PAINT RESIDUE CONTAINMENT. A. Field Painting, Bridge Repainting and Residue Containment:

Safety, Cleaning, and Chemical Disposal Procedures

Substrate maturity and readiness in large volume to support mass adoption of ULP FDSOI platforms. SOI Consortium Conference Tokyo 2016

Photolithography. Class: Figure Various ways in which dust particles can interfere with photomask patterns.

JV Negotiations Positioning Sheet

CYCLOTENE Advanced Electronics Resins (Photo BCB) Processing Procedures for 20µm Photo-BCB Layers Using XUS35078 type 3

TECHNICAL DATA SHEET DURO HARD CHROME PLATING PROCESS

Fraunhofer ISIT, Itzehoe 14. Juni Fraunhofer Institut Siliziumtechnologie (ISIT)

Financial Risk Management Analysis: Challenges, Changes and the Cloud

HEATER SYSTEMS for Science and Semiconductor application

Alcoa Aluminum Powder. Your Link to Success

Transcription:

NOVA On-Line CMP Metrology and Its Use for Lot-to-Lot Process Control Taber H. Smith, Duane S. Boning MIT Simon J. Fang, Jerry A. Stefani, Greg B. Shinn, and Stephanie W. Butler Texas Instruments

Goals of the NOVA/CMP Project Assess the Quality of the NOVA On-Line Metrology Tool Gauge Study Failure Rate Long-Term Stability Implement Basic Run-by-Run Process Control

Gauge Study Performed to Measure... Variability due to measurement. Variability due to pattern recognition. Variability due to software wafer alignment. Variability due to loading. Variability due to slurry. Variability due to polishing.

Repeatability Summary Measurement Repeatability (Precision) Standard Deviation of 0.5 Ang. Precision metric (std/mean) of 0.006%; the spec is 0.1%. Pattern Recognition Repeatability Standard Deviation of 4.3 Ang. Precision metric (std/mean) of 0.05%; the spec is 0.2%. Software Alignment Repeatability Standard Deviation of 8.1 Ang. Precision metric (std/mean) of 0.09%; the spec is 0.3%.

Gauge Study Performed to Measure... Variability due to measurement. Variability due to pattern recognition. Variability due to software wafer alignment. Variability due to loading. Variability due to slurry. Variability due to polishing. 0.5 Angs. 4.3 Angs. 8.1 Angs.??? Spread at Pre-Polish Spread due to Cleaning Spread at Post-Polish Variability due to loading+slurry+processing 12 Angs. 8 Angs. 30 Angs. 10 Angs.

NOVA Post-Polish Thickness (Patterned Wafers) Cycle Skips 14000 12000 Region 1 Region 2 Region 3 Site Thickness Individual Die Thickness (Angs.) 10000 8000 6000 4000 2000 10 20 30 40 50 60 70 80 90 Lot # Lot # Site-Not-Found Errors

Pre-Clean Nova vs. Post-Clean UV1280 (Region 1, Beginning) 12000 NOVA 83% Success Rate Nova Post CMP Thickness (Ang.) 11000 10000 9000 8000 7000 6000 5000 ~32 Ang. Spread 200 Ang. Offset 65 NOVA Cycle Skips 3 NOVA Site-Not-Found Errors 4000 4000 5000 6000 7000 8000 9000 10000 11000 UV1280 Post CMP Thickness (Ang.) UV1280 100% Success Rate

Pre-Clean Nova vs. Post-Clean UV1280 (Region 2, After Bounds on NOVA Tightened) 12000 NOVA 99% Success Rate Nova Post CMP Thickness (Ang.) 11000 10000 9000 8000 7000 6000 5000 ~31 Ang. Spread 251 Ang. Offset 1 NOVA Cycle Skips 3 NOVA Site-Not-Found Errors 4000 4000 5000 6000 7000 8000 9000 10000 11000 UV1280 Post CMP Thickness (Ang.) UV1280 100% Success Rate

Pre-Clean Nova vs. Post-Clean UV1280 (Region 3, Bounds Re-opened & Algorithm Changed) 12000 NOVA 99.5% Success Rate Nova Post CMP Thickness (Ang.) 11000 10000 9000 8000 7000 6000 5000 ~29 Ang. Spread 190 Ang. Offset 0 NOVA Cycle Skips 1 NOVA Site-Not-Found Errors 4000 4000 5000 6000 7000 8000 9000 10000 11000 UV1280 Post CMP Thickness (Ang.) UV1280 100% Success Rate

Pre-Clean Nova vs. Post-Clean UV1280 (Polished Patterned Wafers Overall) ~30 Ang. Spread 212 Ang. Offset NOVA 93% Success Rate 66 NOVA Cycle Skips 7 NOVA Site-Not-Found Errors UV1280 100% Success Rate

Goals of the NOVA/CMP Project Assess the Quality of the NOVA On-Line Metrology Tool Gauge Study Failure Rate Long-Term Stability Implement Basic Run-by-Run Process Control

Run by Run Control Experiment Plan Blanket Pilot Wafer Used to monitor particles, uniformity, and to calculate the blanket wafer-level polish rate to verify MIT model. Removal Rate Patterned Wafer NOVA meas. used to calculate EWMA and new polish time. MIT Patterned Wafer Measured ex-situ. Used to study the planarization length over the life of a CMP pad.. CMP Pad Life

Reliability Testing Summary 99% wafer alignment success rate 1 failure in 96 wafer loads. 99.7% site measurement success rate 7 site not found errors in 2112 measurements. NOVA System froze 2 times in 600 wafers over three days tries to keep measuring after wafer unloads, reboot takes less than 5 minutes. NOVA Wafer Handler Controller failed 1 time restart takes about 30 seconds.

Offset Between NOVA and UV1280 Offset = Average of (NOVA - UV1280) Offset at Pre-Polish Offset from Cleaning Offset at Post-Polish Unknown Effects Higher cleaning due to surface damage is known (Discussion with Greg Hames) This number seems consistent with these results Need to verify this measuring pre- and post- on NOVA Determine if this offset is a function of the device 47 Angs. -137 Angs. -212 Angs. -100 Angs.

EWMA Rate Estimation Calculate an Exponentially Weighted Moving Average (EWMA) of previously measured rates 0.8 0.4 0.0 1 3 5 7 9 1113151719212325 Rate EWMA ( 1 w) Rate [ 1] [ n] = w Rate [ n] + n Measured EWMA The higher w, the more recent values are weighted. The weight is chosen based on how noisy the process is.

EWMA Rate Estimation Estimate the rate to determine the process time. Deposition Rate 205 200 195 190 185 180 175 170 Measured Rate EWMA Model 165 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 Lot # See T. Smith and J. Stefani TAR on Control of Metal Sputter Deposition

Controlled Average Thickness (Polished Patterned Wafers) Thickness Average Thickness (Angs.) 12000 11000 10000 9000 8000 7000 6000 5000 4000 3000 2000 4 Lot Break-in After Nova Tweaked MSE = 96 Ang. MSE = 120 Ang. MSE = 280 Ang. 10 20 30 40 50 60 70 80 90 Lot # Lot #

Uncontrolled Average Thickness (Polished Patterned Wafers) Thickness Average Thickness (Angs.) 12000 11000 10000 9000 8000 7000 6000 5000 4000 3000 2000 2 Lot Break-in After Nova Tweaked MSE = 315 Ang. MSE = 315 Ang. MSE = 327 Ang. 10 20 30 40 50 60 70 80 90 Lot # Lot #

Uncontrolled Average Thickness (Polished Patterned Wafers) Thickness Average Thickness (Angs.) 12000 11000 10000 9000 8000 7000 6000 5000 4000 3000 2000 4 Lot Break-in After Nova Tweaked MSE = 256 Ang. MSE = 241 Ang. MSE = 280 Ang. 10 20 30 40 50 60 70 80 90 Lot # Lot #

Controlled Average Thickness (5 Sites on Polished Patterned Wafers) 12000 11000 Region 1 Region 2 Region 3 10000 Thickness Average Thickness (Angs.) 9000 8000 7000 6000 5000 4000 3000 2000 MSE = 130 Ang. MSE = 308 Ang. MSE = 280 Ang. 10 20 30 40 50 60 70 80 90 Lot # Lot #

Using Pilot Wafers with SFE to Control Average Patterned Wafer Thickness Thickness Average Thickness (Angs.) 12000 11000 10000 9000 8000 7000 6000 5000 4000 3000 2000 4 Lot Break-in After Nova Tweaked MSE = 125 Ang. MSE = 139 Ang. MSE = 238 Ang. 10 20 30 40 50 60 70 80 90 Lot # Lot #

CMP Without NOVA and RbR Control 10 Minutes Polish Look-Ahead and Pilot Wafers 30 Minutes Clean 5 Minutes Measure Calculate Polish Time Polish Lot Clean Measure 30 Minutes 90 Minutes 10 Minutes (2 Wafers) Total Time (Best Case): 2 Hours 55 Minutes

CMP With NOVA and RbR Control 12 Minutes Polish Look-Ahead NOVA and Pilot Wafers Measure Calculate Polish Time Polish Lot NOVA Measure 90 Minutes Clean 30 Minutes Total Time (Simplest Case): 2 Hours 6 Minutes 25% Improvement

CMP Without NOVA and RbR Control 10 Minutes Polish Look-Ahead and Pilot Wafers Polish Lot 90 Minutes Rework Lot 2/24 Wafers 10/45 Minutes 30 Minutes Clean Calculate Polish Time Clean 30 Minutes Calculate Polish Time Clean 30 Minutes 5 Minutes Measure 10 Minutes Measure Measure 10 Minutes Total Time (2 Wafer Rework): 3 Hours 45 Minutes Total Time (24 Wafer Rework): 4 Hours 20 Minutes

CMP With NOVA and RbR Control Polish Look-Ahead NOVA and Pilot Wafers Measure 12 Minutes Calculate Polish Time Polish Lot NOVA Measure 90 Minutes Calculate Polish Time Rework Lot 2/24 Wafers 10/45 Minutes Clean 30 Minutes Total Time (2 Wafer Rework): 2 Hours 22 Minutes (37%) Total Time (24 Wafer Rework): 2 Hours 55 Minutes (32%)

Throughput, COO, and Waste Savings Throughput increases of up to 37%. Water and peroxide savings of up to 66%. Reduced Cost Of Ownership (COO) due to throughput of up to 31%. Reduced COO for future facilitation of up to 66% Reduced COO due to less ex-situ metrology tools.

COO Savings Due to Improved Quality Oxide Deposited Necessary Oxide Removal Final Oxide Window Oxide Deposited = Removal + Window Better process control means a smaller window A smaller window means less deposited oxide Less deposition Higher deposition throughput Less chemical usage Less waste from chamber cleans

Current Conclusions The precision, repeatability, and reliability of the NOVA are very good. Nova and UV1280 correlate within ~30 Ang. Simple EWMA control of patterned wafers using the NOVA results in an average thickness error of 96 Angs. This control is a 70% improvement of fixed-time polishing, and a 23% improvement over control using blanket pilots and sheet film equivalents. 25-37% increase in throughput. Reduced Cost Of Ownership Less cleaning, higher throughput, fewer ex-situ metrology tools, and improved process control