LOW-VOLTAGE DUAL 1-OF-4 MULTIPLEXER/ DEMULTIPLEXER



Similar documents
PI5C

SN54HC157, SN74HC157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

IDT6116SA IDT6116LA. CMOS Static RAM 16K (2K x 8-Bit)

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74LS07N SN74LS07N PACKAGE. SOIC D Tape and reel SN74LS07DR

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

description/ordering information

SN54ALS191A, SN74ALS191A SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

8-channel analog multiplexer/demultiplexer

Triple single-pole double-throw analog switch

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

ICS SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)

SN54/74LS682 SN54/74LS684 8-BIT MAGNITUDE COMPARATORS SN54/74LS688 8-BIT MAGNITUDE COMPARATORS FAST AND LS TTL DATA 5-603

CMOS PARALLEL-TO-SERIAL FIFO 256 x 16, 512 x 16, 1,024 x 16

1. Description. 2. Feature. 3. PIN Configuration

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

Low Phase Noise XO (for HF Fund. and 3 rd O.T.) XIN XOUT N/C N/C OE CTRL N/C (0,0) Pad #9 OUTSEL

PS323. Precision, Single-Supply SPST Analog Switch. Features. Description. Block Diagram, Pin Configuration, and Truth Table. Applications PS323 PS323

Features. Modulation Frequency (khz) VDD. PLL Clock Synthesizer with Spread Spectrum Circuitry GND

INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook

Super high-speed, and high density gate array Dual power supply operation Raw gates from 18K to 216K gates (Sea of gates) DESCRIPTION

SN28838 PAL-COLOR SUBCARRIER GENERATOR

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

SN54F157A, SN74F157A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

OLF500: High CMR, High-Speed Logic Gate Hermetic Surface Mount Optocoupler

Description. For Fairchild s definition of Eco Status, please visit:

2 TO 4 DIFFERENTIAL PCIE GEN1 CLOCK MUX ICS Features

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS SYSTEM PERIPHERAL CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators. Functional Schematic. Features. Description. Pin Configuration 2

Spread Spectrum Clock Generator

MADR TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.

PECL and LVDS Low Phase Noise VCXO (for MHz Fund Xtal) XIN XOUT N/C N/C CTRL VCON (0,0) OESEL (Pad #25) 1 (default)

The 74LVC1G11 provides a single 3-input AND gate.

CMOS SyncFIFO 512 x 36 1,024 x 36 2,048 x 36 IDT IDT IDT FEATURES: DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM MARCH 2014

74HC4067; 74HCT channel analog multiplexer/demultiplexer

SPREAD SPECTRUM CLOCK GENERATOR. Features

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

SEMICONDUCTOR TECHNICAL DATA

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.

FSAL200 Wide Bandwidth Quad 2:1 Analog Multiplexer / De-multiplexer Switch

Hex buffer with open-drain outputs

HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS

4 OUTPUT PCIE GEN1/2 SYNTHESIZER IDT5V41186

High-speed USB 2.0 switch with enable

74HC154; 74HCT to-16 line decoder/demultiplexer

8-bit binary counter with output register; 3-state

Data Sheet. ACPL-077L Low Power 3.3 V / 5 V High Speed CMOS Optocoupler Design for System Level Reliability. Description. Features. Functional Diagram

256K (32K x 8) Static RAM

Quad 2-input NAND Schmitt trigger

UTC UNISONIC TECHNOLOGIES CO. LTD 1 LINEAR INTEGRATED CIRCUIT 7CH DARLINGTON SINK DRIVER

1-of-4 decoder/demultiplexer

MASW TB. GaAs SPST Switch, Absorptive, Single Supply, DC-4.0 GHz. Features. Pin Configuration 1,2,3,4. Description. Ordering Information

IPS511/IPS511S FULLY PROTECTED HIGH SIDE POWER MOSFET SWITCH. Load

TS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:

AP331A XX G - 7. Lead Free G : Green. Packaging (Note 2)

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

74HC238; 74HCT to-8 line decoder/demultiplexer

3-to-8 line decoder, demultiplexer with address latches

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate

CAN bus ESD protection diode

The 74LVC1G04 provides one inverting buffer.

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

74AUP1G General description. 2. Features and benefits. Low-power D-type flip-flop with set and reset; positive-edge trigger

Low-power configurable multiple function gate

POWER-VOLTAGE MONITORING IC WITH WATCHDOG TIMER

On/Off Controller with Debounce and

2.5 A Output Current IGBT and MOSFET Driver

74HC4051; 74HCT channel analog multiplexer/demultiplexer

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. tpd = 9 ns (TYP.

74HC573; 74HCT General description. 2. Features and benefits. Octal D-type transparent latch; 3-state

PESDxU1UT series. 1. Product profile. Ultra low capacitance ESD protection diode in SOT23 package. 1.1 General description. 1.

TSL250, TSL251, TLS252 LIGHT-TO-VOLTAGE OPTICAL SENSORS

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

Features. Applications. Truth Table. Close

Photolink- Fiber Optic Receiver PLR135/T1

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

Low-power D-type flip-flop; positive-edge trigger; 3-state

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

3.3-V CAN TRANSCEIVERS

74HC4066; 74HCT4066. Quad single-pole single-throw analog switch

1 pc Charge Injection, 100 pa Leakage CMOS 5 V/5 V/3 V 4-Channel Multiplexer ADG604

PI5A100. Precision, Wide-Bandwidth Quad SPDT Analog Switch. Description. Features. Block Diagram, Pin Configuration. Applications.

2/4, 4/5/6 CLOCK GENERATION CHIP

Spread-Spectrum Crystal Multiplier DS1080L. Features

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

TSL INTEGRATED OPTO SENSOR

Bus buffer/line driver; 3-state

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

74HCU General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

HI-3182, HI-3183, HI-3184 HI-3185, HI-3186, HI-3188

1-Mbit (128K x 8) Static RAM

74LVC1G14. Description. Pin Assignments. Features. Applications SINGLE SCHMITT-TRIGGER INVERTER 74LVC1G14

High-Speed, 5 V, 0.1 F CMOS RS-232 Driver/Receivers ADM202/ADM203

DSC1001. Low-Power Precision CMOS Oscillator 1.8~3.3V. Features. General Description. Benefits. Block Diagram

Transcription:

LOW-VOLTAGE DUAL 1-OF-4 MULTIPLEXER/ DEMULTIPLEXER IDT74CBTLV3253 FEATURES: Functionally equivalent to QS3253 5Ω bi-directional switch connection between two ports Isolation under power-off conditions Over-voltage tolerant Latch-up performance exceeds 100mA VCC = 2.3V - 3.6V, Normal Range ESD > 200 per MIL-STD-883, Method 3015; > 20 using machine model (C = 200pF, R = 0) Available in QSOP and TSSOP packages DESCRIPTION: The CBTLV3253 is a dual 1-of-4 high-speed multiplexer/demultiplexer. The low on-state resistance of the switch allows connections to be made with minimal propagation delay. The select (S0, S1) input controls the data flow. The multiplexer/ demultiplexer switches are disabled when the output-enable (OE) input is high. To ensure that the device is in high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. FUNCTIONAL BLOCK DIAGRAM 1A 7 6 1B1 5 1B2 4 1B3 3 1B4 2A 9 10 2B1 11 2B2 12 2B3 13 2B4 S0 S1 1OE 2OE 14 2 1 15 The IDT logo is a registered trademark of Integrated Device Technology, Inc. 1 DECEMBER 2014 2014 Integrated Device Technology, Inc. DSC-5397/8

PIN CONFIGURATION 1OE 1 16 S1 2 15 1B4 3 14 1B3 4 13 1B2 5 12 1B1 6 11 1A 7 10 VCC 2OE S0 2B4 2B3 2B2 2B1 ABSOLUTE MAXIMUM RATINGS (1) Symbol Description Max Unit VCC SupplyVoltage Range 0.5 to +4.6 V VI Input Voltage Range 0.5 to +4.6 V Continuous Channel Current 128 ma IIK Input Clamp Current, VI/O < 0 50 ma TSTG Storage Temperature 65 to +150 C 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 8 9 2A QSOP / TSSOP TOP VIEW SIMPLIFIED SCHEMATIC, EACH ITCH A B FUNCTION TABLE (1) ONE OF TWO 1:4 MUX/DEMUX BANKS Inputs OE S1 S0 Function L L L A Port = B1 Port L L H A Port = B2 Port L H L A Port = B3 Port L H H A Port = B4 Port H X X Disconnect 1. H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care CONTROL CIRCUITRY OPERATING CHARACTERISTICS, TA = 25 C (1) Symbol Parameter Test Conditions Min. Max. Unit VCC Supply Voltage 2.3 3.6 V High-Level Control Input Voltage VCC = 2.3V to 2.7V 1.7 V VCC = 2.7V to 3.6V 2 VIL Low-Level Control Input Voltage VCC = 2.3V to 2.7V 0.7 V VCC = 2.7V to 3.6V 0.8 TA Operating Free-Air Temperature 40 85 C 1. All unused control inputs of the device must be held at VCC or to ensure proper device operation. 2

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Operating Conditions: TA = 40 C to +85 C Symbol Parameter Test Conditions Min. Typ. (1) Max. Unit VIK Control Inputs, Data Inputs VCC = 3V, II = 18mA 1.2 V II Control Inputs VCC = 3.6V, VI = VCC or ±1 μa IOZ Data I/O VCC = 3.6V, VO = 0 or 3.6V, switch disabled 5 μa IOFF VCC = 0, VI or VO = 0 to 3.6V 50 μa ICC VCC = 3.6V, IO = 0, VI = VCC or 10 μa ΔICC (2) Control Inputs VCC = 3.6V, one input at 3V, other inputs at VCC or 300 μa CI Control Inputs VI = 3V or 0 4 pf CIO(OFF) A Port VO = 3V or 0, OE = VCC = 3.3V 20 pf B Port 6 VCC = 2.3V VI = 0 IO = 64mA 5 8 Typ. at VCC = 2.5V IO = 24mA 5 8 RON (3) VI = 1.7V IO = 15mA 27 40 Ω VI = 0 IO = 64mA 5 7 VCC = 3V IO = 24mA 5 7 VI = 2.4V IO = 15mA 10 15 NOTES: 1. Typical values are at VCC = 3.3V, +25 C ambient. 2. The increase in supply current is attributable to each current that is at the specified voltage level rather than VCC or. 3. This is measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B ) terminals. ITCHING CHARACTERISTICS VCC = 2.5V ± 0.2V VCC = 3.3V ± 0.3V Symbol Parameter Min. Max. Min. Max. Unit tpd (1) Propagation Delay 0.15 0.25 ns A to B or B to A tsel Select Time 1 4.8 1 4.5 ns S to A or B ten Enable Time 1 4.8 1 4.5 ns S to B tdis Disable Time 1 5.1 1 5.3 ns S to B ten Output Enable Time 1 5 1 4.8 ns OE to A or B tdis Output Disable Time 1 5.5 1 5.4 ns OE to A or B 1. The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance driven by an ideal voltage source (zero output impedance). 3

TEST CIRCUITS AND WAVEFORMS TEST CONDITIONS Symbol VCC (1) = 3.3V±0.3V VCC (2) = 2.5V±0.2V Unit VLOAD 6 2 x Vcc V 3 Vcc V 1.5 Vcc / 2 V VLZ 300 150 mv SAME PHASE INPUT TRANSITION OPPOSITE PHASE INPUT TRANSITION tplh tplh tphl tphl VOH VOL VHZ 300 150 mv CL 50 30 pf Propagation Delay (1, 2) Pulse Generator VIN RT VCC D.U.T. VOUT CL Test Circuits for All Outputs 500 500 DEFINITIONS: CL = Load capacitance: includes jig and probe capacitance. RT = Termination resistance: should be equal to ZOUT of the Pulse Generator. NOTES: 1. Pulse Generator for All Pulses: Rate 10MHz; tf 2.5ns; tr 2.5ns. 2. Pulse Generator for All Pulses: Rate 10MHz; tf 2ns; tr 2.5ns. VLOAD CONTROL INPUT NORMALLY LOW NORMALLY HIGH ENABLE tpzl ITCH CLOSED tpzh ITCH OPEN VLOAD/2 DISABLE tphz Enable and Disable Times tplz VLOAD/2 VOL + VLZ VOL VOH VOH -VHZ ITCH POSITION Test tplz/tpzl tphz/tpzh tsel tpd Switch VLOAD 4

ORDERING INFORMATION XX CBTLV XXX XX Temp. Range Device Type Package X Blank 8 Tube or Tray Tape and Reel QG PGG Quarter-Size Small Outline Package - Green Thin Shrink Small Outline Package - Green 3253 Low-Voltage Dual 1-of-4 Multiplexer/Demultiplexer 74 40 C to +85 C Datasheet Document History 12/18/2014 Pg. 5 Updated the ordering information by removing the "IDT" notation, non RoHS part and by adding Tape and Reel information. CORPORATE HEADQUARTERS for SALES: for Tech Support: 6024 Silver Creek Valley Road 800-345-7015 or 408-284-8200 logichelp@idt.com San Jose, CA 95138 fax: 408-284-2775 www.idt.com 5