ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory



Similar documents
Computers. Hardware. The Central Processing Unit (CPU) CMPT 125: Lecture 1: Understanding the Computer

The Central Processing Unit:

ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-12: ARM

Computer and Set of Robots

Chapter 13. PIC Family Microcontroller

Module 2. Embedded Processors and Memory. Version 2 EE IIT, Kharagpur 1

Logical Operations. Control Unit. Contents. Arithmetic Operations. Objectives. The Central Processing Unit: Arithmetic / Logic Unit.

Embedded Software development Process and Tools: Lesson-4 Linking and Locating Software

Chapter 4 System Unit Components. Discovering Computers Your Interactive Guide to the Digital World

Discovering Computers Living in a Digital World

A+ Guide to Managing and Maintaining Your PC, 7e. Chapter 1 Introducing Hardware

Basic Computer Organization

RAM & ROM Based Digital Design. ECE 152A Winter 2012

Memory Basics. SRAM/DRAM Basics

Chapter 6. Inside the System Unit. What You Will Learn... Computers Are Your Future. What You Will Learn... Describing Hardware Performance

With respect to the way of data access we can classify memories as:

CHAPTER 7: The CPU and Memory

Chapter 1 Lesson 3 Hardware Elements in the Embedded Systems Chapter-1L03: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education

SDRAM and DRAM Memory Systems Overview

Lesson 10:DESIGN PROCESS EXAMPLES Automatic Chocolate vending machine, smart card and digital camera

1. Memory technology & Hierarchy

Management Challenge. Managing Hardware Assets. Central Processing Unit. What is a Computer System?

A N. O N Output/Input-output connection

Computer Organization. and Instruction Execution. August 22

Chapter 2 Basic Structure of Computers. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

Machine Architecture and Number Systems. Major Computer Components. Schematic Diagram of a Computer. The CPU. The Bus. Main Memory.

Hardware: Input, Processing, and Output Devices. A PC in Every Home. Assembling a Computer System

Chapter 02: Computer Organization. Lesson 04: Functional units and components in a computer organization Part 3 Bus Structures

Chapter 11: Input/Output Organisation. Lesson 06: Programmed IO

1. Computer System Structure and Components

Computer Performance. Topic 3. Contents. Prerequisite knowledge Before studying this topic you should be able to:

Microprocessor & Assembly Language

Technical Note. Micron NAND Flash Controller via Xilinx Spartan -3 FPGA. Overview. TN-29-06: NAND Flash Controller on Spartan-3 Overview

CSCA0102 IT & Business Applications. Foundation in Business Information Technology School of Engineering & Computing Sciences FTMS College Global

Homework # 2. Solutions. 4.1 What are the differences among sequential access, direct access, and random access?

Chapter 2: Computer-System Structures. Computer System Operation Storage Structure Storage Hierarchy Hardware Protection General System Architecture

Lesson-16: Real time clock DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK

Handout 17. by Dr Sheikh Sharif Iqbal. Memory Unit and Read Only Memories

MICROPROCESSOR AND MICROCOMPUTER BASICS

Chapter 1 Computer System Overview

Computer Architecture

Memory. The memory types currently in common usage are:

CHAPTER 4 MARIE: An Introduction to a Simple Computer

CSCA0201 FUNDAMENTALS OF COMPUTING. Chapter 5 Storage Devices

CHAPTER 2: HARDWARE BASICS: INSIDE THE BOX

Lecture 9: Memory and Storage Technologies

Microtronics technologies Mobile:

Bandwidth Calculations for SA-1100 Processor LCD Displays

MULTIPLE CHOICE FREE RESPONSE QUESTIONS

Embedded Systems Design Course Applying the mbed microcontroller

Random Access Memory (RAM) Types of RAM. RAM Random Access Memory Jamie Tees SDRAM. Micro-DIMM SO-DIMM

MICROPROCESSOR BCA IV Sem MULTIPLE CHOICE QUESTIONS

COMPUTER HARDWARE. Input- Output and Communication Memory Systems

Microprocessor or Microcontroller?

COS 318: Operating Systems. I/O Device and Drivers. Input and Output. Definitions and General Method. Revisit Hardware

Software based Finite State Machine (FSM) with general purpose processors

NAND Flash FAQ. Eureka Technology. apn5_87. NAND Flash FAQ

Chapter 11 I/O Management and Disk Scheduling

2.0 Command and Data Handling Subsystem

Random-Access Memory (RAM) The Memory Hierarchy. SRAM vs DRAM Summary. Conventional DRAM Organization. Page 1

Chapter 7 Memory and Programmable Logic

CHAPTER 6: Computer System Organisation 1. The Computer System's Primary Functions

Tech Application Chapter 3 STUDY GUIDE

Objectives. Units of Memory Capacity. CMPE328 Microprocessors (Spring ) Memory and I/O address Decoders. By Dr.

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC Microprocessor & Microcontroller Year/Sem : II/IV

Computer Systems Structure Main Memory Organization

Booting from NAND Flash Memory

SOLVING HIGH-SPEED MEMORY INTERFACE CHALLENGES WITH LOW-COST FPGAS

Understanding Digital Components

REAL TIME OPERATING SYSTEM PROGRAMMING-II: II: Windows CE, OSEK and Real time Linux. Lesson-3: Windows and Memory Management

Mobile Operating Systems Lesson 05 Windows CE Part 1

Computer Organization & Architecture Lecture #19

Candidates should be able to: (i) describe the purpose of RAM in a computer system

File Systems for Flash Memories. Marcela Zuluaga Sebastian Isaza Dante Rodriguez

Lecture N -1- PHYS Microcontrollers

ROM Monitor. Entering the ROM Monitor APPENDIX

Table 1: Address Table

MICROPROCESSOR. Exclusive for IACE Students iacehyd.blogspot.in Ph: /422 Page 1

PC Notebook Diagnostic Card

Computer-System Architecture

Operating Systems 4 th Class

Byte Ordering of Multibyte Data Items

OpenSPARC T1 Processor

Understanding Memory TYPES OF MEMORY

Algorithms and Methods for Distributed Storage Networks 3. Solid State Disks Christian Schindelhauer

Computer Architecture

Chapter 2 Logic Gates and Introduction to Computer Architecture

Building Blocks for PRU Development

Chapter 5 :: Memory and Logic Arrays

Switch Fabric Implementation Using Shared Memory

Introduction To Computers: Hardware and Software

Main Memory & Backing Store. Main memory backing storage devices

Buffer Management 5. Buffer Management

Memory Systems. Static Random Access Memory (SRAM) Cell

Eureka Technology. Understanding SD, SDIO and MMC Interface. by Eureka Technology Inc. May 26th, Copyright (C) All Rights Reserved

Toshiba America Electronic Components, Inc. Flash Memory

TECHNOLOGY BRIEF. Compaq RAID on a Chip Technology EXECUTIVE SUMMARY CONTENTS

Implementing a Digital Answering Machine with a High-Speed 8-Bit Microcontroller

Lesson Objectives. To provide a grand tour of the major operating systems components To provide coverage of basic computer system organization

Transcription:

ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory 1

1. Memory Organisation 2

Random access model A memory-, a data byte, or a word, or a double word, or a quad word may be accessed from or at all addressable locations with a similar process would be used to access from all locations and there is would be equal access time for a read or for a write that is independent of a memory address location. This mode differentiates from another model called serial access mode 3

Addresses Memory (both RAM and ROM) divided into a set of storage locations, each of which can hold 1 byte (8 bits) of data. The storage locations are numbered, and the number of a storage location (called its address) is used to tell the memory system which location the processor wants to reference. Important characteristics of a computer system is the width of the addresses it uses, which limits the amount of memory that the processor can address. Most current computers use either 32-bit or 64-bit addresses, allowing them to access either 2 32 or 2 64 bytes of memory. 4

RANDOM ACCESS MODEL OF MEMORY Simple model for RAM and ROM Both has random-access model of memory All memory operations take the same amount of time independent of the address of the byte or word at the memory. 5

Example Assume that the memory system will support two operations: load (read operation into processor from memory) and store (read operation from processor into memory). Load from one set of addresses (2 or 4) will take same time for store from another set of addresses (2 or 4) 6

ROM Contents of the read-only memory cannot be modified by the computer but may be read. A system has ROM unit(s) for bootstrap program(s), basic input-output system (BIOS) program(s) and for vector addresses for the interrupts Used to hold bootstrap program that is executed automatically by the system every time it is turned on or reset. Instructs the system to load its operating system off 7

ROM image ROM image holds the programs, operating system, and data required by the system. 8

Random-access access memory (RAM) Can be both read and, written, Hold the programs, operating system, and data required by the system. Generally volatile, meaning that it does not retain the data stored in it when the system 's power is turned off. A Data that needs to be stored while the system is off must be written to a permanent storage device, such as a flash memory or hard disk. An example is as follows: A mobile phone has 128 kb or 256 kb of RAM to hold the stack and temporary variables of the programs, operating system, and data. 9

ALIGNMENT OF MULTIBYTE STORE AND LOAD IN A MEMORY ORGANISATION Some memory organisation requires loads and stores to be "aligned. A 4-byte word has been aligned at address 0x000C or 0x1000, which is a multiple of 4. This simplifies the organisation of the memory system. 10

LITTLE ENDIAN AND BIG ENDIAN IN A MEMORY ORGANISATION Some processor and memory organisation requires little endian and other big endian aligned multiple bytes when there is store into the memory or load into the processor from memory. ARM processor permits programming at the start and enables a programmer to define one of the word-alignments little endian or big endian at the beginning. 11

Princeton Architecture 80x86 processors and ARM7 have Princeton architecture for main memory. 8051-family microcontrollers have Harvard architecture.). Vectors and pointers, variables, program segments and memory blocks for data and stacks have different addresses in the program in Princeton memory architecture. 12

Harvard architecture When the address spaces for the data and for program are distinct Handling streams of data that are required to be accessed in cases of single instruction multiple data type instructions and DSP instructions. Separate data buses ensure simultaneous accesses for instructions and data. 13

Harvard Architecture Program segments and memory blocks for data and stacks have separate set of addresses in Harvard architecture. Control signals and read-write instructions are also read-write instructions are also separate for accessing the program memory and data memory. 14

Harvard and Princeton Memory Organizations 15

2. Types of Memory 16

Memory types Most systems two types of memory readonly memory (ROM) and random-access memory (RAM). A computer system has ROM unit(s) for bootstrap program(s), basic input-output system (BIOS) program's) and for vector addresses for the interrupts An embedded system has ROM unit(s) for storing ROM image and flash to save nonvolatile data and results 17

ROM Uses Language specific bits for the fonts corresponding to each character to a printer or display unit. Images bits for a display. Pictogram bytes for the full bit-image corresponding to the pixels for a pictogram. Sequential changes at the inputs of display unit repeatedly generate the full pictogram. In a CISC as a control ROM at a microprogrammed unit for implementing instructions 18

1) Masked ROM Used for large scale manufacturing; mask prepared for foundry - A finalised ROM image of system program and data, pictograms, image pixels, pixels for the fonts of a language, combination-circuits implementing a truth-table 19

2) EPROM Used in place of masked ROM during development phase; UV Erasable and Electrically programmable by a device programmer 20

3) E 2 ROM Used during the program run to save non-volatile data and results (for examples, date and time of a transaction, present port status, port driving history, system malfunctions history); Electrically Erasable by writing a byte or a set of bytes with all 1s and Electrically programmable during a program run one byte write at each write instance. 21

4) Flash A flash memory functions as the ROM. Electrically Erasable sector of 16 kb to 256 kb at an instance and Electrically programmable one byte at each instance during a program run. 22

Flash memory applications ROM image and OS, Used during the program run to save nonvolatile data and results, for examples, a picture in a digital camera, voice mail; Storing SMS, MMS messages in a mobile phone. phone book, address book Storing voice compressed form in a voice recorder. [Recall of prerecorded message from a telephone exchange.] 23

5) Boot Block Flash Flash with a sector reserved for programming once only; that sector can be used for saving ROM image or boot program of the system 24

6) Memory Stick a removable flash memory card format. [An 8 GB card was unveiled at a 2006 show at Las Vegas] Exemplary uses: Removable stick in digital camera, Mobile phone, Handheld devices, Handheld compressed voice or video recording in a voice or video recorder 25

6) PROM (OTP) - Used for small scale manufacturing and for saving once only data; used for saving ROM image or boot program of the system and for storing data like user photo and ID and account type and bank details on a card; 26

RAM The RAM can be both read and, written, and is used to hold the programs, operating system, and data required by a computer system. In embedded systems, it holds the stack and temporary variables of the programs, operating system, and data 27

RAM Characteristics RAM Characteristics RAM is generally volatile, does not retain the data stored in it when the system 's power is turned off. Any data that needs to be stored while the system is off must be written to a permanent storage device, such as a flash memory or hard disk. Example :A mobile phone has 128 kb or 256 kb of RAM to hold the stack and temporary variables of the programs, operating system, and data 28

RAM Types 1) SRAM (static RAM) and DRAM (dynamic RAM) Used for saving the variables, stacks, process control blocks, input buffer, output buffer, decompressed format of program and data at the ROM image 29

2) EDO (Extended Data Out) RAM Used up to 100 MHz clock rate, zero wait state between two fetches, single cycle read or write 30

3) SDRAM (Synchronous DRAM) Synchronised read operation; keeps next word ready while previous one is being fetched; used up to 1 GHz clock cycle 31

4) RDRAM (Rambus* DRAM) Burst accesses of four successive words in single fetch; used for 1 GHz + performance of the system * A developer company name 32

5) Parameterised Distributed RAM when slow bus accesses exists RAM distributed for the specific tasks of the system and devices - for examples for fast IO buffers, fast stacks,.. 6) Parameterised Block RAM Specific block dedicated for specific use, for example, for DCT operations 33

We learnt Summary Random access memory model, ROM, RAM Addresses Data alignment Little and big endian Flash Princeton and Harvard architectures 34

End of Lesson 17 of Chapter 2 35