CAD TOOLS FOR VLSI. FLOORPLANNING Page 1 FLOORPLANNING



Similar documents
Agenda. Michele Taliercio, Il circuito Integrato, Novembre 2001

IL2225 Physical Design

ECE410 Design Project Spring 2008 Design and Characterization of a CMOS 8-bit Microprocessor Data Path

2) What is the structure of an organization? Explain how IT support at different organizational levels.

Contents. System Development Models and Methods. Design Abstraction and Views. Synthesis. Control/Data-Flow Models. System Synthesis Models

Topological Properties

Fourth generation techniques (4GT)

System Interconnect Architectures. Goals and Analysis. Network Properties and Routing. Terminology - 2. Terminology - 1

Hunting Asynchronous CDC Violations in the Wild

Memory Systems. Static Random Access Memory (SRAM) Cell

Optimizing Configuration and Application Mapping for MPSoC Architectures

University of Texas at Dallas. Department of Electrical Engineering. EEDG Application Specific Integrated Circuit Design

Hierarchical Data Visualization

Digital Systems Design! Lecture 1 - Introduction!!

Layout and Cross-section of an inverter. Lecture 5. Layout Design. Electric Handles Objects. Layout & Fabrication. A V i

Voronoi Treemaps in D3

Introduction to Digital System Design

Current Standard: Mathematical Concepts and Applications Shape, Space, and Measurement- Primary

Computer Architecture

INTRODUCTION TO DIGITAL SYSTEMS. IMPLEMENTATION: MODULES (ICs) AND NETWORKS IMPLEMENTATION OF ALGORITHMS IN HARDWARE

MATHEMATICAL ENGINEERING TECHNICAL REPORTS. The Best-fit Heuristic for the Rectangular Strip Packing Problem: An Efficient Implementation

Algebra II A Final Exam

路 論 Chapter 15 System-Level Physical Design

Chapter 2 Logic Gates and Introduction to Computer Architecture

System on Chip Design. Michael Nydegger

RELEASED. Student Booklet. Precalculus. Fall 2014 NC Final Exam. Released Items

D1.1 Service Discovery system: Load balancing mechanisms


Fault Modeling. Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults. Transistor faults Summary

Algebra 2 Chapter 1 Vocabulary. identity - A statement that equates two equivalent expressions.

Algebra 1 Course Title

2.1 Increasing, Decreasing, and Piecewise Functions; Applications

Section 3.7. Rolle s Theorem and the Mean Value Theorem. Difference Equations to Differential Equations

Introduction to Embedded Systems. Software Update Problem

SOFTWARE DEVELOPMENT SD

CHAPTER 3 Boolean Algebra and Digital Logic

Such As Statements, Kindergarten Grade 8

Aims and Objectives. E 3.05 Digital System Design. Course Syllabus. Course Syllabus (1) Programmable Logic

Thnkwell s Homeschool Precalculus Course Lesson Plan: 36 weeks

Squarified Treemaps. Mark Bruls, Kees Huizing, and Jarke J. van Wijk

Chapter 2. Multiprocessors Interconnection Networks

Design Cycle for Microprocessors

Implementation Details

TABLE OF CONTENTS. INTRODUCTION... 5 Advance Concrete... 5 Where to find information?... 6 INSTALLATION... 7 STARTING ADVANCE CONCRETE...

(Refer Slide Time: 02:39)

Common Core Unit Summary Grades 6 to 8

Lecture 10: Regression Trees

A Note on Maximum Independent Sets in Rectangle Intersection Graphs

NEW YORK STATE TEACHER CERTIFICATION EXAMINATIONS

Grade 5 Math Content 1

Algorithms, Flowcharts & Program Design. ComPro

How To Develop Software

The enhancement of the operating speed of the algorithm of adaptive compression of binary bitmap images

Lab 3 Layout Using Virtuoso Layout XL (VXL)

Case Study: Improving FPGA Design Speed with Floorplanning

Triangular Distributions

9/14/ :38

AP Physics: Rotational Dynamics 2

Clustering UE 141 Spring 2013

System-on. on-chip Design Flow. Prof. Jouni Tomberg Tampere University of Technology Institute of Digital and Computer Systems.

Data Mining. Cluster Analysis: Advanced Concepts and Algorithms

Answers to Review Questions

MATH 2 Course Syllabus Spring Semester 2007 Instructor: Brian Rodas

2x 2x 2 8x. Now, let s work backwards to FACTOR. We begin by placing the terms of the polynomial inside the cells of the box. 2x 2

Number Sense and Operations

YAML: A Tool for Hardware Design Visualization and Capture

CHAPTER - 5 CONCLUSIONS / IMP. FINDINGS

EEC 119B Spring 2014 Final Project: System-On-Chip Module

Numerical integration of a function known only through data points

Common Core State Standards for Mathematics Accelerated 7th Grade

PARAMETRIC MODELING. David Rosen. December By carefully laying-out datums and geometry, then constraining them with dimensions and constraints,

HISTOGRAMS, CUMULATIVE FREQUENCY AND BOX PLOTS

Low Power AMD Athlon 64 and AMD Opteron Processors

Structural Axial, Shear and Bending Moments

Geometry Enduring Understandings Students will understand 1. that all circles are similar.

Binary search tree with SIMD bandwidth optimization using SSE

Efficient Tree Topology for FPGA Interconnect Network

HW Set VI page 1 of 9 PHYSICS 1401 (1) homework solutions

A Security Approach in System Development Life Cycle

Medical Information Management & Mining. You Chen Jan,15, 2013 You.chen@vanderbilt.edu

Chapter 15: Distributed Structures. Topology

Tutorial: 2D Pipe Junction Using Hexa Meshing

Agenda. TreeMaps. What is a Treemap? Basics

Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language

Module 2. Embedded Processors and Memory. Version 2 EE IIT, Kharagpur 1

Big Ideas in Mathematics

SCALABILITY OF CONTEXTUAL GENERALIZATION PROCESSING USING PARTITIONING AND PARALLELIZATION. Marc-Olivier Briat, Jean-Luc Monnot, Edith M.

Equations. #1-10 Solve for the variable. Inequalities. 1. Solve the inequality: Solve the inequality: 4 0

Homework # 2. Solutions. 4.1 What are the differences among sequential access, direct access, and random access?

of surface, , , of triangle, 548 Associative Property of addition, 12, 331 of multiplication, 18, 433

CIRCUITS AND SYSTEMS- Assembly and Printed Circuit Board (PCB) Package Mohammad S. Sharawi ASSEMBLY AND PRINTED CIRCUIT BOARD (PCB) PACKAGE

Solve addition and subtraction word problems, and add and subtract within 10, e.g., by using objects or drawings to represent the problem.

Battleship. Big bands

Chapter 1. Dr. Chris Irwin Davis Phone: (972) Office: ECSS CS-4337 Organization of Programming Languages

T U M I N S T I T U T F Ü R I N F O R M A T I K. A System of Abstraction Layers for the Seamless Development of Embedded Software Systems

Binary Image Scanning Algorithm for Cane Segmentation

Solid State Drive Architecture

MAKE A CLOCK ART POSTER: 4 O CLOCK CLOCK REFLECTION

Layout of Multiple Cells

Poster Composition and Layout

Transcription:

FLOORPLANNING Page 1 FLOORPLANNING Floorplanning: taking layout information into account at early stages of the design process. BEHAVIORAL D. STRUCTURAL D. Systems Algorithms Processors Register transfers ALU s, RAM, etc. Logic Gates, flip-flops, etc. Transfer Transistors functions PHYSICAL D. Transistor layout Cell layout Module layout Floorplans Physical partitions Illustration of the floorplan-based design strategy on Gajski s Y-chart

FLOORPLANNING Page 2 THE FLOORPLAN-BASED DESIGN METHODOLOGY Structure is immediately translated into layout, by making estimates of the area, I/O, etc. 0 I T Y X c 1 c 2 FU 0 X I T Y c 1 c 2 FU

FLOORPLANNING Page 3 THE FLOORPLAN-BASED DESIGN METHODOLOGY (Continued) * A chip is essentially a two-dimensional medium; taking this aspect into account in early stages of the design helps in creating designs of good quality. * Floorplanning gives early feedback: thinking of layout at early stages may suggest valuable architectural modifications. * Floorplanning fits very well in a top-down design strategy, the stepwise refinement strategy also propagated in software design. * Floorplanning assumes however flexibility in layout design, the existence of cells that can adapt their shapes and terminal locations to the environment.

FLOORPLANNING Page 4 FLOORPLANNING CONCEPTS * Abutment: establishing connections between cells by putting them directly next to each other, without the necessity of routing. + I = I * Leaf cell: a cell at the lowest level of the hierarchy; it does not contain any other cell. * Composite cell: a cell that is composed of either leaf cells or composite cells. The whole chip is the highest-level composite cell. Restriction: all leaf cells and composite cells are supposed to be rectangular.

FLOORPLANNING Page 5 FLOORPLANNING CONCEPTS (Continued) * Slicing floorplans: a floorplan with the property that a composite cell s subcells are obtained by a horizontal or vertical bisection of the composite cell. Slicing floorplans can be represented by a slicing tree.

FLOORPLANNING Page 6 FLOORPLANNING CONCEPTS (Continued) * In a slicing tree, all cells (except for the toplevel cell) have a parent, and all composite cells have children. * Not all floorplans are slicing. Composite cell without the slicing property * Limiting floorplans to those that have the slicing property is reasonable: it certainly facilitates floorplanning algorithms.

FLOORPLANNING Page 7 SLICING TREE GENERATION The automatic generation of a slicing tree is similar to the automatic placement of cells. One could e.g. use a min-cut partitioning algorithm.

FLOORPLANNING Page 8 SHAPE FUNCTIONS Flexible cells imply that cells can assume different aspect ratios. * One can e.g. assume that all implementations of the cell have the same area A. The relation between the width w and the height h is: hw A, or h w A. The shape function is a hyperbola. h legal shapes w

FLOORPLANNING Page 9 SHAPE FUNCTIONS (Continued) * Very thin cells are not interesting and often not feasible to design. The shape function is a combination of a hyperbola and two straight lines. h w

FLOORPLANNING Page 10 SHAPE FUNCTIONS (Continued) * Leaf cells are built from discrete transistors: it is not realistic to assume that the shape function follows the hyperbola continuously. * In an extreme case, a cell is rigid: it can only be rotated and mirrored during floorplanning or placement. This type of cell is called an inset cell. h The shape function of a 2 4 inset cell. w

FLOORPLANNING Page 11 SHAPE FUNCTIONS (Continued) * In general a piecewise linear function can be used to approximate any shape function. h w * The points where the function changes its coefficient are called the break points of the piecewise linear function.

FLOORPLANNING Page 12 THE SHAPE FUNCTION OF COMPOSITE CELLS The shape function of a composite cell obtained by vertical abutment is the sum of the shape functions of its children cells. h f 3 f 1 f 2 f 3 f 2 f 1 w

FLOORPLANNING Page 13 THE SHAPE FUNCTION OF COMPOSITE CELLS (Continued) * In case of horizontal abutment, the computation of the new shape function is somewhat more complicated: f 1 3 f 1 1 f 1 2. * A choice for the minimal shape of composite cell fixes the shapes of the shapes of its children cells. minimal area of parent consequence for children s shapes

FLOORPLANNING Page 14 SIZING ALGORITHM FOR SLICING FLOORPLANS * The shape functions of all leaf cells are given as piecewise linear functions. * Traverse the slicing tree in order to compute the shape functions of all composite cells (bottom-up composition). * Choose the desired shape of the top-level cell; as the shape function is piecewise linear only the break points of the function need to be evaluated, when looking e.g. for the minimal area. * Propagate the consequences of the choice down to the leaf cells (top-down propagation). Note: the algorithm operates in polynomial time!