Modeling Physical Interconnects (Part 3)



Similar documents
IDT80HSPS1616 PCB Design Application Note - 557

EM Noise Mitigation in Circuit Boards and Cavities

PCB Design Conference - East Keynote Address EMC ASPECTS OF FUTURE HIGH SPEED DIGITAL DESIGNS

2.996/6.971 Biomedical Devices Design Laboratory Lecture 2: Fundamentals and PCB Layout

Connector Launch Design Guide

Webinar HDI Microvia Technology Cost Aspects

Application Note: PCB Design By: Wei-Lung Ho

ANN Based Modeling of High Speed IC Interconnects. Q.J. Zhang, Carleton University

The Critical Length of a Transmission Line

How to make a Quick Turn PCB that modern RF parts will actually fit on!

RFID Receiver Antenna Project for Mhz Band

Time and Frequency Domain Analysis for Right Angle Corners on Printed Circuit Board Traces

Precision Analog Designs Demand Good PCB Layouts. John Wu

Core Power Delivery Network Analysis of Core and Coreless Substrates in a Multilayer Organic Buildup Package

Extending Rigid-Flex Printed Circuits to RF Frequencies

Minimizing crosstalk in a high-speed cable-connector assembly.

Electronic filters design tutorial -2

" PCB Layout for Switching Regulators "

AP Microcontroller. EMC Design Guidelines for Microcontroller Board Layout. Microcontrollers. Application Note, V 3.

PCB Fabrication Enabling Solutions

IIB. Complete PCB Design Using OrCAD Capture and PCB Editor. Kraig Mitzner. ~»* ' AMSTERDAM BOSTON HEIDELBERG LONDON ^ i H

PCB Board Design. PCB boards. What is a PCB board

Return Paths and Power Supply Decoupling

S-PARAMETER MEASUREMENTS OF MEMS SWITCHES

5. MINIMIZATION OF CONDUCTED EMI. Chapter Five. switch-mode power supply decrease approximately linearly with the increase of the switching

Effective Power/Ground Plane Decoupling for PCB

CIRCUITS AND SYSTEMS- Assembly and Printed Circuit Board (PCB) Package Mohammad S. Sharawi ASSEMBLY AND PRINTED CIRCUIT BOARD (PCB) PACKAGE

Figure 1. Core Voltage Reduction Due to Process Scaling

High-Speed Printed Circuit

Rogers 3003, 3006, 3010, 3035, 3203, 3206, 3210

Eatman Associates 2014 Rockwall TX rev. October 1, Striplines and Microstrips (PCB Transmission Lines)

Webinar: HDI 2 Perfection in HDI Optimal use of the HDI technology Würth Elektronik Circuit Board Technology

Connectivity in a Wireless World. Cables Connectors A Special Supplement to

Application Note AN:005. FPA Printed Circuit Board Layout Guidelines. Introduction Contents. The Importance of Board Layout

A SURVEY AND TUTORIAL OF DIELECTRIC MATERIALS USED IN THE MANUFACTURE OF PRINTED CIRCUIT BOARDS.

Prototyping Printed Circuit Boards

Product Datasheet P MHz RF Powerharvester Receiver

Managing Connector and Cable Assembly Performance for USB SuperSpeed

Product Name Hexa-Band Cellular SMD Antenna GSM / CDMA / DCS / PCS / WCDMA /UMTS /HSDPA / GPRS / EDGE 800 MHz to 2200 MHz

Designing with High-Density BGA Packages for Altera Devices

PCIE 16X CONNECTOR BOARD ROUTING RECOMMENDATIONS TABLE OF CONTENTS

Dynamic & Proto Circuits Inc. Corporate Presentation

Switching Regulator Series PCB Layout Techniques of Buck Converter

FABRICATION 2011 SERVICES TECHNOLOGIES CAPABILITIES INDUSTRY

Frank Hong Advanced CAE Lab, Telecommunication R&D Center, Telecommunication Business, SAMSUNG ELECTRONICS, Suwon, Republic of Korea

CONCEPT-II. Overview of demo examples

AN-837 APPLICATION NOTE

LS RS. Figure 1: Assumed inductor model

Standex-Meder Electronics. Custom Engineered Solutions for Tomorrow

When designing. Inductors at UHF: EM Simulation Guides Vector Network Analyzer. measurement. EM SIMULATION. There are times when it is

Consideration of a high-capacity foil cable:

RF / Microwave PC Board Design and Layout

An Introduction to High-Frequency Circuits and Signal Integrity

This application note is written for a reader that is familiar with Ethernet hardware design.

Capacitor Self-Resonance

Guidelines for Designing High-Speed FPGA PCBs

PL-277x Series SuperSpeed USB 3.0 SATA Bridge Controllers PCB Layout Guide

An equivalent circuit of a loop antenna.

Basic Concepts of Power Distribution Network Design for High-Speed Transmission

Software for Design NMR Probes Using the Shielded Split Ring and the Shielded Symmetrical Band Resonators

45. The peak value of an alternating current in a 1500-W device is 5.4 A. What is the rms voltage across?

DESIGN GUIDELINES FOR LTCC

Application Note 58 Crystal Considerations for Dallas Real-Time Clocks

Symbol Parameters Units Frequency Min. Typ. Max. 850 MHz

Flexible Circuit Simple Design Guide

Accelerometer and Gyroscope Design Guidelines

Simulation and Design Route Development for ADEPT-SiP

3 Embedded Capacitor Material

ILB, ILBB Ferrite Beads

Impedance Matching and Matching Networks. Valentin Todorow, December, 2009

Keeping Current to Stay Competitive in Flex PCB Laser Processing

Multi-Flex Circuits Aust.

Technical Support Package

S-Band Low Noise Amplifier Using the ATF Application Note G004

AN-0971 APPLICATION NOTE

Ultra Reliable Embedded Computing

Part 4 PCB LAYOUT RULES FOR SIGNAL INTEGRITY

Microsystem technology and printed circuit board technology. competition and chance for Europe

Company Introduction. Welcome to BEST. bestpcbs.com.

Chapter 14. Printed Circuit Board

Central Texas Electronics Association PCB Manufacturing Technologies Now and the Future

AN-1109 APPLICATION NOTE

Effective Power Integrity Floor-Planning and Success Stories in Japan

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED

Mitigating Power Bus Noise with Embedded Capacitance in PCB Designs

Lead-Free Product Transition: Impact on Printed Circuit Board Design and Material Selection

Single Transistor FM Transmitter Design

The T-lam System

Flexible Solutions. Hubert Haidinger Director PE/CAM BU Industrial & Automotive 5.June

Simulation and Design of Printed Circuit Boards Utilizing Novel Embedded Capacitance Material

CHARACTERIZATION OF A PRINTED CIRCUIT BOARD VIA

Signal Integrity: Tips and Tricks

Enhanced interconnect medium simplifies test & verification Abstract Introduction Spring Probe Contact Resistance

DEPARTMENT OF DEFENSE TEST METHOD STANDARD METHOD OF INSERTION LOSS MEASUREMENT

EMI and t Layout Fundamentals for Switched-Mode Circuits

Since any real component also has loss due to the resistive component, the average power dissipated is 2 2R

RF data receiver super-reactive ASK modulation, low cost and low consumption ideal for Microchip HCS KEELOQ decoder/encoder family. 0.

National Laboratory of Antennas and Microwave Technology Xidian University Xi an, Shaanxi , China

Transcription:

Modeling Physical Interconnects (Part 3) Dr. José Ernesto Rayas Sánchez 1 Outline Vias Vias in PCBs Types of vias in PCBs Pad and antipad Nonfunctional pads Modeling vias Calculating circuit element values with formulas Obtaining circuit element values from EM simulations 2

Vias They implement the vertical connections (conductive columns to connect traces on different layers) Vias exist at many physical levels: (R. Mellitz, 2003) 3 Vias in PCBs They are formed by drilling a hole (either mechanically or with a laser) Blind via: a via not passing through the complete PCB Through hole via: a via passing through the entire PCB stackup Buried via: a via connecting internal layers Conducting vias are plated with copper Plated through hole (PTH): conductive via passing through the entire PCB stackup 4

Types of Vias in PCBs (R. Mellitz, 2003) 5 PCB Stackup Example showing a 6-layer stackup (S. C. Thierauf, High-Speed Circuit Board Signal Integrity, Artech, 2004) 6

Vias in the PCB Stackup (S. C. Thierauf, High-Speed Circuit Board Signal Integrity, Artech, 2004) 7 Pad or Land A ring of copper that surrounds a plated via (to ensure electrical contact to traces even if there is some misalignment) (S. C. Thierauf, High-Speed Circuit Board Signal Integrity, Artech, 2004) 8

Antipad A hole in the power/ground plane to avoid electrical contact (S. C. Thierauf, High-Speed Circuit Board Signal Integrity, Artech, 2004) 9 Vias Connecting to Power/Ground Planes Small copper fingers are used for thermal isolation (S. C. Thierauf, High-Speed Circuit Board Signal Integrity, Artech, 2004) 10

Nonfunctional Pads They are used to anchor the via to the laminate They increase unwanted capacitive coupling to ground/power planes Increasing the antipad decreases the coupling (S. C. Thierauf, High-Speed Circuit Board Signal Integrity, Artech, 2004) 11 Modeling Vias If the via is electrically small (if t d(via) > 0.1t t ), it can be modeled with a lumped circuit (R. Mellitz, 2003) 12

Modeling Vias (cont) If the via is electrically small (if t d(via) > 0.1t t ), it can be modeled with a lumped circuit L barrel L barrel = 5.08h[ln(4h / d) + 1] (nh) C pad C pad C pad 1.41ε rdt 1 = D D 2 1 (pf) D 1 : pad diameter (in) D 2 : antipad diameter (in) T : thickness of PCB (in) ε r : relative permeability of the PCB h: via length (in) d: via diameter (in) (H. Johnson and M. Graham, High-Speed Digital Design, Prentice Hall, 1993) 13 Alternative Formula for the Via Inductance If the via is electrically small (if t d(via) > 0.1t t ), it can be modeled with a lumped circuit L barrel C pad C pad L barrel 2 µ 0 h + r + h = hln 2 π r 2 + 2 2 r r + h h: via length (m) r: via radius (m) (M.E. Goldfarb and R.A. Pucel, 1991) 14

Modeling Vias Example (R. Mellitz, 2003) 15 Modeling a Plated Through Hole Via (PTH) (R. Mellitz, 2003) 16

Via Modeling though EM Simulation Some electromagnetic simulators have the capability of automatically synthesizing a lumped circuit model using inductors, capacitors, resistors and mutual inductors The equivalent circuit is usually provided in SPICE format This method is intended for any electrically small circuit (small with respect to the wavelength at the highest frequency of excitation) By using this approach, we can develop very accurate models of vias (with arbitrary geometries), without relying on empirical formulas 17 Modeling a Squared Grounded Via Using Sonnet (top layer) 18

(bottom layer, ground) 19 w D D FR4 h w = 50mil D = 80mil H = 100mil ε r = 4.3 loss tan = 0.025 20

21 22

23 24

200MHz 25 13.8GHz 26

20GHz 27 28

29 30

0.9 Lumped Circuit Model of a Squared Via L 0.8 0.7 C R L (nh) 0.6 0.5 0.4 L 808 µh (circuit model above 5GHz is useless) 0.3 0.2 0.1 0 0 2 4 6 8 10 12 14 16 18 20 frequency (GHz) 31 2.5 Lumped Circuit Model of a Squared Via L 2 C R 1.5 C (pf) 1 C 0.11 pf (circuit model above 5GHz is useless) 0.5 0 0 2 4 6 8 10 12 14 16 18 20 frequency (GHz) 32

4 Lumped Circuit Model of a Squared Via L 3 2 C R 0 Ω R (circuit model above 5GHz is useless) R (ohms) 1 0-1 -2-3 -4-5 -6 0 2 4 6 8 10 12 14 16 18 20 frequency (GHz) 33 Estimating L with Formulas Taking h = 100mil, d = 50mil Using Johnson s formula: L barrel = 5.08h[ln(4h / d) + 1] = 1.5644 nh Using Goldfarb s formula: (r = d/2) L barrel 2 2 µ 0 h + r + h 2 2 = ln = 0.6675 nh 2 h + r r + h π r 34