Design of OSC and Ramp Generator block for Boost Switching Regulator
|
|
- Lawrence Randall
- 7 years ago
- Views:
Transcription
1 Analog IC Design Contest 2011 Navis Team Hanoi University of Science and Technology Design of OSC and Ramp Generator block for Boost Switching Regulator Final Report Students: Advisors: Pham Van Danh (senior student) Nguyen Trong Toan (junior student) Dr. Vo Le Cuong Dr. Pham Nguyen Thanh Loan Hanoi, 26/06/2011
2 Contents ACKNOWLEDGMENTS... 5 A. Introduction... 6 I. Target specifications of OSC & Ramp Generator... 6 II. Selected architecture of OSC & Ramp Generator... 7 B. Schematic Design Phase... 9 I. Design and test of comparator block... 9 I.1. Principle of operation... 9 I.2. Simulation results & parameters... 9 II. RS Flip-flop design and testing II.1. Principle of operation II.2. Simulation results III. Switching System III.1. Principle of operation III.2. Schematic III.3. Simulation results IV. OSC & Ramp Generator block: module assembly and testing IV.1. Ramp Generator IV.2. Square waveform Generator V. OSC & Ramp Generator integrated in whole system VI. Conclusions C. Layout Design Phase I. Targets of Layout Design Phase and methods to achieve them I.1. Targets of Layout Design Phase I.2. Methods to achieve targets II. Layout design and simulation of OSC & Ramp Generator block II.1. Layout design and simulation of Comparator II.2. Layout design and simulation of RS Flip Flop
3 II.3. Layout design and simulation of Switching System II.4. Layout design and simulation of OSC & Ramp Generator block, integrated into Boost Switching Regulator chip III. Conclusions D. Conclusions Appendix A
4 Figure 1: Output waveform required by contest organizer... 6 Figure 2: OSC & Ramp Generator symbols Figure 3: Basic architecture of OSC & Ramp Generator... 8 Figure 4: Operational amplifier structure... 9 Figure 5: Comparator architecture Figure 6: Output square waveform is created from triangle input signal of Op-amp Figure 7: Schematic (a) and test configuration (b) of RS Flip-Flop Figure 8: Simulation result all possible states of RS Flip-Flop Figure 9: Switching system architecture Figure 10: Switching system with 4 transistors (N-P-N-NMOS) Figure 11: Test configuration of Switching system Figure 12: Simulation results of Switching system Figure 13: Ramp Generator architecture Figure 14: Ramp output signal obtained from the complete block Figure 15: Test configuration of complete block, OSC & Ramp Generator Figure 16: Square and Ramp output signal obtained from the complete block Figure 17: Boost switching regulator Figure 18: Load regulation simulation Figure 19: Line regulation simulation Figure 20: Comparator schematic block diagram Figure 21: Layout of transistors M0 and M Figure 22: Layout of transistors M11 and M Figure 23: Comparator block layout Figure 24: Simulation results of Comparator layout by DRC Figure 25: Simulation results of Comparator layout by LVS Figure 26: Simulation results of Comparator layout by LPE Figure 27: Schematic block diagram of RS Flip Flop Figure 28: Layout of transistors for NOR gate Figure 29: RS Flip Flop layout Figure 30: Simulation results of RS Flip Flop block by DRC Figure 31: Simulation results of RS Flip Flop block by LVS Figure 32: Simulation results of RS Flip Flop block by LPE Figure 33: OSC & Ramp layout block integrated into Boost Switching Regulator IC Figure 34: Simulation results of OSC & Ramp block by DRC Figure 35: Simulation results of OSC & Ramp block by LVS Figure 36: Simulation results of OSC & Ramp block by LPE Figure 37: Layout of Boost Switching Regulator chip Figure 38: Simulation results of Boost Switching Regulator layout by DRC Figure 39: Simulation results of Boost Switching Regulator layout by LVS
5 ACKNOWLEDGMENTS We are a young team of students enthusiastic about Analog IC Design from Navis Center, Hanoi University of Science and Technology. The AICD2011 contest is a great opportunity for us to apply our learning into real work of IC design. Despite all the difficulties from the first days, our team really enjoy working together, sharing passion and facing challenges to go to the end of the contest. Our team would like to send special thanks to the sponsors: Synopsys, ANALOG DEVICES and ICDREC for organizing the contest. We also would like to thank Mr. Ho Quang Tay, Mr. Nguyen Van Kien and Mr. Xi Jiang for their fruitful advices and support helping us to complete our work. Finally, we also would like to thank Navis Center for providing us facilities and support during our contest. 5
6 A. Introduction I. Target specifications of OSC & Ramp Generator The requirement of this AICD contest is to design the missing block named OSC & Ramp Generator to complete the Boost switching regulator. The role of this missing block is to generate two kinds of waveform: - Ramp waveform (triangle waveform signal) - Square waveform The figure below shows the characteristics of the target waveform provided by the contest organizer: Figure 1: Output waveform required by contest organizer 6
7 The table below summarizes the target specifications of the OSC & Ramp Generator: Technology 250 nm VH 1.72 V VL 0.57 V T up (charged) 1.15 µs T down (discharged) 0.1 µs V in V out I out_max 3 V 12 V 150 ma T (f = 0.8 MHz) 1.25 µs Table 1: Target specifications The inputs of OSC & Ramp Generator (VH, VR, VL, RST) are determined from the symbols provided by the contest organizer (as figure below). Figure 2: OSC & Ramp Generator symbols. II. Selected architecture of OSC & Ramp Generator Based on the report submitted in the first round of the contest, we chose the below architecture to generate ramp and square-form signals (OSC and Ramp Generator). 7
8 Figure 3: Basic architecture of OSC & Ramp Generator The design of whole OSC and Ramp modules is divided into several stages as below: - Design of Op-amp to obtain a comparator - Design of Flip-Flop - Design of switching system In the next parts, we will mention in detail the principle of operation as well as target specifications of each block (module). Simulation test will be then carried out to verify whether the blocks meet the target specifications. Individual blocks will be connected together to build up the OSC and Ramp. The complete block will be benchmarked through simulation test according to requirements given by the contest organizer. The last step is to integrate the OSC and Ramp block into the whole system of Boost Switching Regulator to test its functionalities according to variation of input signal or voltage drop due to input load. Finally, we realize the layout of the OSC & Ramp Generator in minimizing and maintaining its square-form area. We then carry out DRC, LVS and LPE until reaching PASS and/or CLEAN messages. 8
9 B. Schematic Design Phase I. Design and test of comparator block I.1. Principle of operation In this part, we use operational amplifier (Op-amp in abbreviation) to design the comparator block. An operational amplifier is consisted of a differential amplifier, power amplifiers, mirror currents and a buffer. In our design, we use Op-amp structure in the library of PWM, provided by the organizer (as shown in Figure 4). Figure 4: Operational amplifier structure By connecting input waveforms into the non-inverting/inverting inputs of the Op-amp correctly, we can obtain the requested output waveform. I.2. Simulation results & parameters Figure 5 represents the test configuration of this Op-amp, with two input signals: - Triangle waveform (as in Figure 6), modeled by defining the parameters of pulse source, is connected to non-inverting input of Op-amp, as in Figure 5. - DC signal of 1.15V (as in Figure 6) is connected to inverting input of Op-amp, as in Figure 5. 9
10 Figure 5: Comparator architecture The square waveform of output signal (as in Figure 6, V MAX = 3V, V MIN = 0V) is created from the triangle input signal. The obtained results show a good match with the requirement of Op-amp. Figure 6: Output square waveform is created from triangle input signal of Op-amp 10
11 II. RS Flip-flop design and testing II.1. Principle of operation The table below shows the functionalities of a RS Flip-Flop. Table 2: RS Flip-Flop functionality We design RS Flip-Flop using four NOR logic gates which are available in the library of PWM. Its symbol is then created with R, S and Reset inputs and two outputs Q and Qn. The figure below represents the schematic (a) and the test configuration (b) of this RS Flip-Flop. (a) (b) Figure 7: Schematic (a) and test configuration (b) of RS Flip-Flop. 11
12 II.2. Simulation results The obtained results, as seen in Figure 8, show a good match with the functionality of a RS Flip-Flop (as mentioned in table 2) To start Reset = 1 1 Q t-1 0 Q t-1 1 Q t-1 0 Q n, t-1 1 Q n, t-1 0 Q n, t-1 III. Switching System III.1. Principle of operation Figure 8: Simulation result all possible states of RS Flip-Flop (Pink curve: R input; Blue curve: S input; Red curve: Reset; Cyan curve: Q output; Green curve: Qn output) In this system, transistors play the role of switches and are controlled by S1 and S2 input signal corresponding to the output signal Q and Qn of RS Flip-Flop. These switches are responsible for the charge and discharge time of the capacitor C in a period. 0 It results the Ramp signal V C. 12
13 Figure 9: Switching system architecture As we demonstrated in the exercise 3 of the first round contest, the frequency of Ramp signal is defined as: (1) Where VH, VL are respectively the highest and lowest voltage of Ramp signal, C is the capacitor, I 1 and I 2 are respectively the current sources. Following the requirement of this block, T charged = 1.15 µs and T discharged = 0.1 µs, VH = 1.72 V, VL = 0.57 V. As observed in Eq.1, in order to meet the requirement, the appropriate values of C, I 1 and I 2 must be well chosen. III.2. Schematic We have tested with different circuits: 2 transistors (NMOS-NMOS or PMOS-PMOS) and 4 transistors (PMOS-NMOS-NMOS-NMOS), respectively. Finally, we chose this circuit of 4 transistors (named in top down order M1, M2, M3, M4 and showed in Figure 10) offering lower current that is more suitable for power optimization. As we mentioned above, the transistors M1 and M4 play the roles of current sources; while M2 and M3 play the role of switches. The main job is to optimize the widths and lengths of M1, M3 and the value of C. 13
14 III.3. Simulation results Figure 10: Switching system with 4 transistors (N-P-N-NMOS). In order to avoid a sophisticated test with Op-amp and Flip-Flop, we used pulse sources to replace Q and Qn signals coming into S1 and S2 inputs, respectively. Figure 11: Test configuration of Switching system As M1 and M4 always operate in saturation mode, the below equation can be used to define their according drain currents or I 1 and I 2 in our context. 14
15 1 W I ( ) 2 D = µ Cox Vgs Vth (2) 2 L Based on Eq. 1, for a given value of C, we can calculate I 1 and I 2, which, in turn, are the inputs of Eq. 2 resulting values of W/L of transistors M1 and M4. Finally, we figured out the following values: C = 2 pf M1: W = 0.4 µm, L = 0.36 µm M2, M3: W = 0.4 µm, L = 0.34 µm M4: W = 1.2 µm, L = 0.34 µm The obtained results show a good match with requirement. Figure 12: Simulation results of Switching system. IV. OSC & Ramp Generator block: module assembly and testing IV.1. Ramp Generator In this stage, all the modules are connected together to obtain a final circuit as shown below. 15
16 Figure 13: Ramp Generator architecture In the figure below, we show wave forms of ramp output signal (pink curve), Q signal (blue curve), current passing through M1 and M2 (red curve) and current passing through M3 and M4 (green curve). The obtained results meet the requirement. Figure 14: Ramp output signal obtained from the complete block 16
17 IV.2. Square waveform Generator As we mentioned previously on the part of comparator design, we can generate a square waveform from a ramp waveform using an Op-amp connected to be a comparator. Therefore, we added an Op-amp that takes ramp output signal as its input signal, as seen in Figure 13. Besides, other input of Op-amp is biased by a DC signal. Finally, we created a testbench for OSC & Ramp simulation as can be seen from Figure 15. Figure 15: Test configuration of complete block, OSC & Ramp Generator. We obtained a good match, as seen in Figure 16, regarding to the requirement. T charged = 1.1 µs T discharged = 0.15 µs V h = 1.72 V V l = 0.57 V T = T charged + T discharged = 1.25 µs (f = 800 khz) 17
18 V Ramp Q Qn Vr V OSC Figure 16: Square and Ramp output signal obtained from the complete block. V. OSC & Ramp Generator integrated in whole system The symbol of OSC & Ramp Generator is created with the inputs and outputs as required and then connected to the whole system to obtain the final block, Boost Switching Regulator, as shown in the figure below. Figure 17: Boost switching regulator 18
19 The figure below represents the variation of output signal (stable at12v) as a function of load current (varies from 0 A to 150 ma). It is observed that the output signal is stable at 12 V (as required) with the variation of load current below 150 ma. Figure 18: Load regulation simulation In order to test how the variation of input voltage affects the output voltage, we carried out a test configuration with the variation of Vdd as following: Vdd = 3V from 0s to 500 µs Vdd = 2.8 V from 500 µs to 600 Vdd = 3 V from 600 µs to 700 µs Vdd = 3.6 V from 700 µs to 800 µs Vdd = 3 V from 800 µs to 2.5 ms The figure below represents the simulation results of this test. It is observed that, the output voltage is almost 12 V with the variation (up or down) of input voltage. 19
20 Figure 19: Line regulation simulation VI. Conclusions Starting from the given parameters, we carried out the study to identify the key parameters of the circuit: transistor dimensions, architecture of RS Flip-Flop with reset, value of C. Finally, we can design a complete and functional circuit that meet the requirement from the AICD contest. 20
21 C. Layout Design Phase I. Targets of Layout Design Phase and methods to achieve them I.1. Targets of Layout Design Phase - Design the layout of the OSC and Ramp Generator schematic including layouts of RS Flip Flop, Comparator and Switching System. The layout has to achieve the following targets: + Meet basic requirements of the CMOS 90 nm fabrication process. + Occupy as small die area as possible. + High yield factor. - Integrate the layout into the entire Boost Switching Regulator IC in good balance with other blocks of the chip. I.2. Methods to achieve targets Based on experience learning from the other blocks designed by ICDREC, we introduce the following methods to achieve the targets explained in Section I.1. (1) All the layers (silicon(s), polysilicon(s), metal(s), via(s) ) of the layout design must follow rules of the CMOS 90 nm process strictly (Appendix A shows an example of the rules). (2) The use of polysilicon for routing is minimized. (3) The use of polysilicon to connect the gates together is minimized. (4) Contact(s) and via(s) are not directly connected on top of transistors gates. (5) Avoid routing over gates of critical transistors. (6) Avoid routing over active areas of critical transistors. (7) Avoid using of a single via between two layers, especially a small-size via such as one between metal layer 1 and polysilicon. (8) Use metal coverage of contact(s) and via(s). (9) Combine Source/ Drain gates of transistors into a same silicon area to minimize use of silicon. II. Layout design and simulation of OSC & Ramp Generator block II.1. Layout design and simulation of Comparator A layout design of the comparator was completed based on the comparator schematic block diagram in Figure
22 M0 M3 M10 M6 M11 M14 M5 M1 M12 M4 Figure 20: Comparator schematic block diagram To decrease the silicon area required for the layout of the Comparator, we use method (9) in section C.I.2 above. Figures 21 and 22 show two examples of the combinations of gates of transistors to reduce total silicon area of the layout of the Comparator. S S S S M0 G G M3 G G G G D D D Figure 21: Layout of transistors M0 and M3 22
23 S S S M11 M14 G G G G G D D Figure 22: Layout of transistors M11 and M14 The final layout design of the Comparator is shown in Figure 23. We use other methods together with method (9) in Section I.1 to optimize the performance, silicon area and yield factor of the layout. 23
24 M0 M3 M12 M6 M11 M14 M2 M1 M10 M4 Figure 23: Comparator block layout The Comparator block layout in Figure 23 was simulated by DRC, LVS and LPE tools of Synopsys. It passes all the simulations without any error and gets significantly low parasitic R and C values for 800 khz operation frequency, as in Figures 24, 25 and 26 respectively. Figure 24: Simulation results of Comparator layout by DRC 24
25 Figure 25: Simulation results of Comparator layout by LVS Figure 26: Simulation results of Comparator layout by LPE II.2. Layout design and simulation of RS Flip Flop A layout design of the RS Flip Flop was made based on the schematic block diagram in Figure
26 Figure 27: Schematic block diagram of RS Flip Flop As the Flip Flop is built from a basic NOR gate, we started its layout by designing the gate. Figure 28 shows an example of layout of transistors for the NOR gate. The gates then put together and optimized by using the methods in Section C.I.2 to achieve the final layout design of the RS Flip Flop with high performance, small silicon area and high yield factor, as can be seen from Figure 29. S D M1 M15 S D D M0 S D M14 Figure 28: Layout of transistors for NOR gate 26
27 INV2 INV1 NOR4 NOR1 NOR2 NOR3 Figure 29: RS Flip Flop layout The RS Flip flop in Figure 29 was simulated by DRC, LVS and LPE tools of Synopsys. It passes all the simulations without any error and gets significantly low parasitic R and C values for 800 khz operation frequency, as seen in Figures 30, 31 and 32 respectively. Figure 30: Simulation results of RS Flip Flop block by DRC 27
28 Figure 31: Simulation results of RS Flip Flop block by LVS Figure 32: Simulation results of RS Flip Flop block by LPE II.3. Layout design and simulation of Switching System Using the same ways to design and simulate the Comparator and RS Flip Flop, we have completed the layout design of the Switching System. Simulation results show that the layout passes through all the checking tools of Synopsys. 28
29 II.4. Layout design and simulation of OSC & Ramp Generator block, integrated into Boost Switching Regulator chip. In Figure 33, to reach a 1:1 ratio of the entire Boost Switching Regulator, we put the OSC & RAMP block at the top and left edges of the PWM_Control_AICD block. If we created only one physical capacitor layout for the Switching System, it would take a huge area of silicon resulting in difficulties in placing the OSC & Ramp block into the whole chip. Therefore, we decided to split the capacitor into 25 pieces. The Comparator, RS Flip Flop and Switching System are located close to Vdd, VL, VH, VR, bias, biasn of the PWM_Control_AICD block. COMP1 COMP2 RS_Flip Flop COMP3 Capacitor PWM_Cotrol_AICD Figure 33: OSC & Ramp layout block integrated into Boost Switching Regulator IC After fitting into the entire Boost Switching Regulator IC, the OSC & Ramp block was checked by using DRC, LVS and LPE tools of Synopsys. It passes all the simulations 29
30 without any error and gets significantly low parasitic R and C values for 800 khz operation frequency. Figures 34, 35 and 36 show simulation results using the DRC, LVS, LPE simulation tools respectively. Figure 34: Simulation results of OSC & Ramp block by DRC Figure 35: Simulation results of OSC & Ramp block by LVS 30
31 Figure 36: Simulation results of OSC & Ramp block by LPE Figures 37, 38 and 39 show the layout design and simulation results of the entire IC by the DRC and LVS tools respectively. Figure 37: Layout of Boost Switching Regulator chip 31
32 Figure 38: Simulation results of Boost Switching Regulator layout by DRC Figure 39: Simulation results of Boost Switching Regulator layout by LVS III. Conclusions In this phase, we have accomplished the Layout Design, which successfully achieves our targets of high performance, minimized die area and high yield factor. 32
33 D. Conclusions Throughout the contest, our team has learned new interesting things and developed important skills in analog IC design as well as soft skills to work more effectively. In addition, we have learned how to study a complete circuit (given by AICD) then identify the functions and schematic of missing blocks, OSC & Ramp Generator. We then break this big block down into basic functional sub-blocks. In each sub-block, based on theoretical equation, we can estimate the dimensional parameters of each component (transistors, capacitor). We then apply tools of Synopsys to design these sub-blocks and carry out repetitive simulations to achieve appropriate parameters to meet the target specifications. Finally, we have successfully designed the OSC & Ramp Generator block in accordance with the requirements of the contest. Besides, we have learned to use and get familiar with tools from Synopsys. We also learned teamwork as well as report skills. Making reports in English help us to improve our writing skill very much. 33
34 Appendix A Table 3: General Design Rules Rule Design Rule Description Design Rule Value 1 Minimum Enclosure of diff by nwell 0.23μm 2 Minimum Enclosure of diff within poly 0.16 μm 3 Minimum Width for contact 0.09 μm 4 Minimum Spacing for contact 0.1 μm 5 Minimum Spacing from Diffusion to Contact 0.1 μm 6 Minimum Enclosure of Contact within 0.05 μm Diffusion 7 Minimum Spacing from Poly to Contact 0.08 μm 8 Minimum Enclosure of Contact within M μm 9 Minimum End of Line Enclosure of Contact 0.04 μm within M1 10 Minimum width for M1 0.1 μm 11 Minimum Spacing from M1 to M1 0.1 μm 12 Minimum width for M2, M3, M μm 13 Minimum Spacing from M2 (M3, M4) to M μm (M3, M4) 14 PPLUS should not overlap NPLUS Table 4: PMOS, NMOS Design Rules Rule Design Rule Description Design Rule Value 1 Minimum Enclosure of PPLUS within Nwell 0.1 μm 2 Minimum Enclosure of Diffusion within 0.23 μm Nwell 3 Minimum Enclosure of Diffusion within PPLUS 0.13μm 4 Minimum Enclosure of Contact within PPLUS 0.06 μm 5 Minimum Spacing of PPLUS to Diffusion 0.13μm 6 Minimum Enclosure of Diffusion within NPLUS 0.13 μm 7 Minimum Enclosure of Contact within NPLUS 0.06 μm 34
MAS.836 HOW TO BIAS AN OP-AMP
MAS.836 HOW TO BIAS AN OP-AMP Op-Amp Circuits: Bias, in an electronic circuit, describes the steady state operating characteristics with no signal being applied. In an op-amp circuit, the operating characteristic
More informationDigital to Analog Converter. Raghu Tumati
Digital to Analog Converter Raghu Tumati May 11, 2006 Contents 1) Introduction............................... 3 2) DAC types................................... 4 3) DAC Presented.............................
More informationLM 358 Op Amp. If you have small signals and need a more useful reading we could amplify it using the op amp, this is commonly used in sensors.
LM 358 Op Amp S k i l l L e v e l : I n t e r m e d i a t e OVERVIEW The LM 358 is a duel single supply operational amplifier. As it is a single supply it eliminates the need for a duel power supply, thus
More informationDiode Circuits. Operating in the Reverse Breakdown region. (Zener Diode)
Diode Circuits Operating in the Reverse Breakdown region. (Zener Diode) In may applications, operation in the reverse breakdown region is highly desirable. The reverse breakdown voltage is relatively insensitive
More informationTransistor Characteristics and Single Transistor Amplifier Sept. 8, 1997
Physics 623 Transistor Characteristics and Single Transistor Amplifier Sept. 8, 1997 1 Purpose To measure and understand the common emitter transistor characteristic curves. To use the base current gain
More informationOperational Amplifier - IC 741
Operational Amplifier - IC 741 Tabish December 2005 Aim: To study the working of an 741 operational amplifier by conducting the following experiments: (a) Input bias current measurement (b) Input offset
More informationAPPLICATION NOTES: Dimming InGaN LED
APPLICATION NOTES: Dimming InGaN LED Introduction: Indium gallium nitride (InGaN, In x Ga 1-x N) is a semiconductor material made of a mixture of gallium nitride (GaN) and indium nitride (InN). Indium
More informationCHAPTER 11: Flip Flops
CHAPTER 11: Flip Flops In this chapter, you will be building the part of the circuit that controls the command sequencing. The required circuit must operate the counter and the memory chip. When the teach
More informationProgrammable Single-/Dual-/Triple- Tone Gong SAE 800
Programmable Single-/Dual-/Triple- Tone Gong Preliminary Data SAE 800 Bipolar IC Features Supply voltage range 2.8 V to 18 V Few external components (no electrolytic capacitor) 1 tone, 2 tones, 3 tones
More information3-Phase DC Brushless Motor Pre-Drivers Technical Information NJM2625A
3Phase DC Brushless Motor PreDrivers 1.FEATURE NJM2625 is a controller and predriver for speed control 3phase blushless DC motor. The device provides the proper sequencing of 3phase drive output with external
More informationEvaluating AC Current Sensor Options for Power Delivery Systems
Evaluating AC Current Sensor Options for Power Delivery Systems State-of-the-art isolated ac current sensors based on CMOS technology can increase efficiency, performance and reliability compared to legacy
More informationThe MOSFET Transistor
The MOSFET Transistor The basic active component on all silicon chips is the MOSFET Metal Oxide Semiconductor Field Effect Transistor Schematic symbol G Gate S Source D Drain The voltage on the gate controls
More informationNTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
More informationOp-Amp Simulation EE/CS 5720/6720. Read Chapter 5 in Johns & Martin before you begin this assignment.
Op-Amp Simulation EE/CS 5720/6720 Read Chapter 5 in Johns & Martin before you begin this assignment. This assignment will take you through the simulation and basic characterization of a simple operational
More informationTheory of Operation. Figure 1 illustrates a fan motor circuit used in an automobile application. The TPIC2101. 27.4 kω AREF.
In many applications, a key design goal is to minimize variations in power delivered to a load as the supply voltage varies. This application brief describes a simple DC brush motor control circuit using
More informationFully Differential CMOS Amplifier
ECE 511 Analog Electronics Term Project Fully Differential CMOS Amplifier Saket Vora 6 December 2006 Dr. Kevin Gard NC State University 1 Introduction In this project, a fully differential CMOS operational
More informationPhysics 623 Transistor Characteristics and Single Transistor Amplifier Sept. 13, 2006
Physics 623 Transistor Characteristics and Single Transistor Amplifier Sept. 13, 2006 1 Purpose To measure and understand the common emitter transistor characteristic curves. To use the base current gain
More informationLABORATORY 2 THE DIFFERENTIAL AMPLIFIER
LABORATORY 2 THE DIFFERENTIAL AMPLIFIER OBJECTIVES 1. To understand how to amplify weak (small) signals in the presence of noise. 1. To understand how a differential amplifier rejects noise and common
More informationLecture 30: Biasing MOSFET Amplifiers. MOSFET Current Mirrors.
Whites, EE 320 Lecture 30 Page 1 of 8 Lecture 30: Biasing MOSFET Amplifiers. MOSFET Current Mirrors. There are two different environments in which MOSFET amplifiers are found, (1) discrete circuits and
More informationLSI/CSI LS7362 BRUSHLESS DC MOTOR COMMUTATOR/CONTROLLER DESCRIPTION:
LSI/CSI LS UL LSI Computer Systems, Inc. 1 Walt Whitman oad, Melville, NY 11 (1) 1-000 FAX (1) 1-00 A00 BUSHLESS DC MOTO COMMUTATO/CONTOLLE FEATUES: Speed Control by Pulse Width Modulating (PWM) only the
More informationEfficient Interconnect Design with Novel Repeater Insertion for Low Power Applications
Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications TRIPTI SHARMA, K. G. SHARMA, B. P. SINGH, NEHA ARORA Electronics & Communication Department MITS Deemed University,
More informationExperiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa
Experiment # 9 Clock generator circuits & Counters Eng. Waleed Y. Mousa 1. Objectives: 1. Understanding the principles and construction of Clock generator. 2. To be familiar with clock pulse generation
More informationARRL Morse Code Oscillator, How It Works By: Mark Spencer, WA8SME
The national association for AMATEUR RADIO ARRL Morse Code Oscillator, How It Works By: Mark Spencer, WA8SME This supplement is intended for use with the ARRL Morse Code Oscillator kit, sold separately.
More informationSequential 4-bit Adder Design Report
UNIVERSITY OF WATERLOO Faculty of Engineering E&CE 438: Digital Integrated Circuits Sequential 4-bit Adder Design Report Prepared by: Ian Hung (ixxxxxx), 99XXXXXX Annette Lo (axxxxxx), 99XXXXXX Pamela
More informationcss Custom Silicon Solutions, Inc.
css Custom Silicon Solutions, Inc. GENERAL PART DESCRIPTION The is a micropower version of the popular timer IC. It features an operating current under µa and a minimum supply voltage of., making it ideal
More informationVi, fi input. Vphi output VCO. Vosc, fosc. voltage-controlled oscillator
Experiment #4 CMOS 446 Phase-Locked Loop c 1997 Dragan Maksimovic Department of Electrical and Computer Engineering University of Colorado, Boulder The purpose of this lab assignment is to introduce operating
More informationPhysics 120 Lab 6: Field Effect Transistors - Ohmic region
Physics 120 Lab 6: Field Effect Transistors - Ohmic region The FET can be used in two extreme ways. One is as a voltage controlled resistance, in the so called "Ohmic" region, for which V DS < V GS - V
More informationCA723, CA723C. Voltage Regulators Adjustable from 2V to 37V at Output Currents Up to 150mA without External Pass Transistors. Features.
CA73, CA73C Data Sheet April 1999 File Number 788. Voltage Regulators Adjustable from V to 37V at Output Currents Up to 1mA without External Pass Transistors The CA73 and CA73C are silicon monolithic integrated
More informationHere we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices.
Outline Here we introduced () basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices. Circuit Logic Gate A logic gate is an elemantary building block
More informationENEE 307 Electronic Circuit Design Laboratory Spring 2012. A. Iliadis Electrical Engineering Department University of Maryland College Park MD 20742
1.1. Differential Amplifiers ENEE 307 Electronic Circuit Design Laboratory Spring 2012 A. Iliadis Electrical Engineering Department University of Maryland College Park MD 20742 Differential Amplifiers
More informationTDA4605 CONTROL CIRCUIT FOR SWITCH MODE POWER SUPPLIES USING MOS TRANSISTORS
CONTROL CIRCUIT FOR SWITCH MODE POWER SUPPLIES USING MOS TRANSISTORS Fold-Back Characteristic provides Overload Protection for External Diodes Burst Operation under Short-Circuit and no Load Conditions
More informationLab 7: Operational Amplifiers Part I
Lab 7: Operational Amplifiers Part I Objectives The objective of this lab is to study operational amplifier (op amp) and its applications. We will be simulating and building some basic op amp circuits,
More informationA Digital Timer Implementation using 7 Segment Displays
A Digital Timer Implementation using 7 Segment Displays Group Members: Tiffany Sham u2548168 Michael Couchman u4111670 Simon Oseineks u2566139 Caitlyn Young u4233209 Subject: ENGN3227 - Analogue Electronics
More informationAP331A XX G - 7. Lead Free G : Green. Packaging (Note 2)
Features General Description Wide supply Voltage range: 2.0V to 36V Single or dual supplies: ±1.0V to ±18V Very low supply current drain (0.4mA) independent of supply voltage Low input biasing current:
More informationPulse Width Modulation (PWM) LED Dimmer Circuit. Using a 555 Timer Chip
Pulse Width Modulation (PWM) LED Dimmer Circuit Using a 555 Timer Chip Goals of Experiment Demonstrate the operation of a simple PWM circuit that can be used to adjust the intensity of a green LED by varying
More informationSo far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs.
equential Logic o far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs. In sequential logic the output of the
More informationTransistor Amplifiers
Physics 3330 Experiment #7 Fall 1999 Transistor Amplifiers Purpose The aim of this experiment is to develop a bipolar transistor amplifier with a voltage gain of minus 25. The amplifier must accept input
More informationLaboratory 4: Feedback and Compensation
Laboratory 4: Feedback and Compensation To be performed during Week 9 (Oct. 20-24) and Week 10 (Oct. 27-31) Due Week 11 (Nov. 3-7) 1 Pre-Lab This Pre-Lab should be completed before attending your regular
More informationConversion Between Analog and Digital Signals
ELET 3156 DL - Laboratory #6 Conversion Between Analog and Digital Signals There is no pre-lab work required for this experiment. However, be sure to read through the assignment completely prior to starting
More information28V, 2A Buck Constant Current Switching Regulator for White LED
28V, 2A Buck Constant Current Switching Regulator for White LED FP7102 General Description The FP7102 is a PWM control buck converter designed to provide a simple, high efficiency solution for driving
More informationLayout and Cross-section of an inverter. Lecture 5. Layout Design. Electric Handles Objects. Layout & Fabrication. A V i
Layout and Cross-section of an inverter Lecture 5 A Layout Design Peter Cheung Department of Electrical & Electronic Engineering Imperial College London V DD Q p A V i V o URL: www.ee.ic.ac.uk/pcheung/
More informationSchool of Engineering Department of Electrical and Computer Engineering
1 School of Engineering Department of Electrical and Computer Engineering 332:223 Principles of Electrical Engineering I Laboratory Experiment #4 Title: Operational Amplifiers 1 Introduction Objectives
More informationCMOS Binary Full Adder
CMOS Binary Full Adder A Survey of Possible Implementations Group : Eren Turgay Aaron Daniels Michael Bacelieri William Berry - - Table of Contents Key Terminology...- - Introduction...- 3 - Design Architectures...-
More informationDigital Logic Elements, Clock, and Memory Elements
Physics 333 Experiment #9 Fall 999 Digital Logic Elements, Clock, and Memory Elements Purpose This experiment introduces the fundamental circuit elements of digital electronics. These include a basic set
More informationStatic-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology
Static-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology Nahid Rahman Department of electronics and communication FET-MITS (Deemed university), Lakshmangarh, India B. P. Singh Department
More informationChapter 8 Differential and Multistage Amplifiers. EE 3120 Microelectronics II
1 Chapter 8 Differential and Multistage Amplifiers Operational Amplifier Circuit Components 2 1. Ch 7: Current Mirrors and Biasing 2. Ch 9: Frequency Response 3. Ch 8: Active-Loaded Differential Pair 4.
More informationECE124 Digital Circuits and Systems Page 1
ECE124 Digital Circuits and Systems Page 1 Chip level timing Have discussed some issues related to timing analysis. Talked briefly about longest combinational path for a combinational circuit. Talked briefly
More informationSupertex inc. HV256. 32-Channel High Voltage Amplifier Array HV256. Features. General Description. Applications. Typical Application Circuit
32-Channel High Voltage Amplifier Array Features 32 independent high voltage amplifiers 3V operating voltage 295V output voltage 2.2V/µs typical output slew rate Adjustable output current source limit
More informationBuild a Voltage and Current Peak Detector
ax You Can DIY! Build a Voltage and Current Peak Detector Here is a simple portable device that can help answer the question about peak voltage and peak current requirements and whether or not your power
More informationModule 7 : I/O PADs Lecture 33 : I/O PADs
Module 7 : I/O PADs Lecture 33 : I/O PADs Objectives In this lecture you will learn the following Introduction Electrostatic Discharge Output Buffer Tri-state Output Circuit Latch-Up Prevention of Latch-Up
More informationAutomated Switching Mechanism for Multi-Standard RFID Transponder
Automated Switching Mechanism for Multi-Standard RFID Transponder Teh Kim Ting and Khaw Mei Kum Faculty of Engineering Multimedia University Cyberjaya, Malaysia mkkhaw@mmu.edu.my Abstract This paper presents
More informationHarmonics and Noise in Photovoltaic (PV) Inverter and the Mitigation Strategies
Soonwook Hong, Ph. D. Michael Zuercher Martinson Harmonics and Noise in Photovoltaic (PV) Inverter and the Mitigation Strategies 1. Introduction PV inverters use semiconductor devices to transform the
More informationCMOS, the Ideal Logic Family
CMOS, the Ideal Logic Family INTRODUCTION Let s talk about the characteristics of an ideal logic family. It should dissipate no power, have zero propagation delay, controlled rise and fall times, and have
More informationEXPERIMENT 8. Flip-Flops and Sequential Circuits
EXPERIMENT 8. Flip-Flops and Sequential Circuits I. Introduction I.a. Objectives The objective of this experiment is to become familiar with the basic operational principles of flip-flops and counters.
More informationCADENCE LAYOUT TUTORIAL
CADENCE LAYOUT TUTORIAL Creating Layout of an inverter from a Schematic: Open the existing Schematic Page 1 From the schematic editor window Tools >Design Synthesis >Layout XL A window for startup Options
More informationAdding Heart to Your Technology
RMCM-01 Heart Rate Receiver Component Product code #: 39025074 KEY FEATURES High Filtering Unit Designed to work well on constant noise fields SMD component: To be installed as a standard component to
More informationPLL frequency synthesizer
ANALOG & TELECOMMUNICATION ELECTRONICS LABORATORY EXERCISE 4 Lab 4: PLL frequency synthesizer 1.1 Goal The goals of this lab exercise are: - Verify the behavior of a and of a complete PLL - Find capture
More informationAN ULTRA-CHEAP GRID CONNECTED INVERTER FOR SMALL SCALE GRID CONNECTION
AN ULTRA-CHEAP GRID CONNECTED INVERTER FOR SMALL SCALE GRID CONNECTION Pramod Ghimire 1, Dr. Alan R. Wood 2 1 ME Candidate Email: pgh56@student.canterbury.ac.nz 2 Senior Lecturer: Canterbury University
More informationL4970A 10A SWITCHING REGULATOR
10A SWITCHING REGULATOR 10A OUTPUT CURRENT 5.1 TO 40 OUTPUT OLTAGE RANGE 0 TO 90% DUTY CYCLE RANGE INTERNAL FEED-FORWARD LINE REGULA- TION INTERNAL CURRENT LIMITING PRECISE 5.1 ± 2% ON CHIP REFERENCE RESET
More informationDIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION
DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION Introduction The outputs from sensors and communications receivers are analogue signals that have continuously varying amplitudes. In many systems
More informationA Lesson on Digital Clocks, One Shots and Counters
A Lesson on Digital Clocks, One Shots and Counters Topics Clocks & Oscillators LM 555 Timer IC Crystal Oscillators Selection of Variable Resistors Schmitt Gates Power-On Reset Circuits One Shots Counters
More informationOp amp DC error characteristics and the effect on high-precision applications
Op amp DC error characteristics and the effect on high-precision applications Srudeep Patil, Member of Technical Staff, Maxim Integrated - January 01, 2014 This article discusses the DC limitations of
More informationStep Response of RC Circuits
Step Response of RC Circuits 1. OBJECTIVES...2 2. REFERENCE...2 3. CIRCUITS...2 4. COMPONENTS AND SPECIFICATIONS...3 QUANTITY...3 DESCRIPTION...3 COMMENTS...3 5. DISCUSSION...3 5.1 SOURCE RESISTANCE...3
More informationA Lesson on Digital Clocks, One Shots and Counters
A Lesson on Digital Clocks, One Shots and Counters Topics Clocks & Oscillators LM 555 Timer IC Crystal Oscillators Selection of Variable Resistors Schmitt Gates Power-On Reset Circuits One Shots Counters
More informationChapter 19 Operational Amplifiers
Chapter 19 Operational Amplifiers The operational amplifier, or op-amp, is a basic building block of modern electronics. Op-amps date back to the early days of vacuum tubes, but they only became common
More informationSequential Logic: Clocks, Registers, etc.
ENEE 245: igital Circuits & Systems Lab Lab 2 : Clocks, Registers, etc. ENEE 245: igital Circuits and Systems Laboratory Lab 2 Objectives The objectives of this laboratory are the following: To design
More informationNew High Current MOSFET Module Offers 177 µω R DS(on)
ew High Current Offers 177 µω R D(on) By William C. Kephart, Eric R. Motto Application Engineering owerex Incorporated Abstract This paper describes a new family of high current modules optimized for industrial
More informationTS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:
Low-power single CMOS timer Description Datasheet - production data The TS555 is a single CMOS timer with very low consumption: Features SO8 (plastic micropackage) Pin connections (top view) (I cc(typ)
More informationBJT Characteristics and Amplifiers
BJT Characteristics and Amplifiers Matthew Beckler beck0778@umn.edu EE2002 Lab Section 003 April 2, 2006 Abstract As a basic component in amplifier design, the properties of the Bipolar Junction Transistor
More informationTimer A (0 and 1) and PWM EE3376
Timer A (0 and 1) and PWM EE3376 General Peripheral Programming Model Each peripheral has a range of addresses in the memory map peripheral has base address (i.e. 0x00A0) each register used in the peripheral
More informationTitle : Analog Circuit for Sound Localization Applications
Title : Analog Circuit for Sound Localization Applications Author s Name : Saurabh Kumar Tiwary Brett Diamond Andrea Okerholm Contact Author : Saurabh Kumar Tiwary A-51 Amberson Plaza 5030 Center Avenue
More informationTEA1024/ TEA1124. Zero Voltage Switch with Fixed Ramp. Description. Features. Block Diagram
Zero Voltage Switch with Fixed Ramp TEA04/ TEA4 Description The monolithic integrated bipolar circuit, TEA04/ TEA4 is a zero voltage switch for triac control in domestic equipments. It offers not only
More informationOPERATIONAL AMPLIFIER
MODULE3 OPERATIONAL AMPLIFIER Contents 1. INTRODUCTION... 3 2. Operational Amplifier Block Diagram... 3 3. Operational Amplifier Characteristics... 3 4. Operational Amplifier Package... 4 4.1 Op Amp Pins
More informationRF Energy Harvesting Circuits
RF Energy Harvesting Circuits Joseph Record University of Maine ECE 547 Fall 2011 Abstract This project presents the design and simulation of various energy harvester circuits. The overall design consists
More informationElectronics. Discrete assembly of an operational amplifier as a transistor circuit. LD Physics Leaflets P4.2.1.1
Electronics Operational Amplifier Internal design of an operational amplifier LD Physics Leaflets Discrete assembly of an operational amplifier as a transistor circuit P4.2.1.1 Objects of the experiment
More informationLAB 7 MOSFET CHARACTERISTICS AND APPLICATIONS
LAB 7 MOSFET CHARACTERISTICS AND APPLICATIONS Objective In this experiment you will study the i-v characteristics of an MOS transistor. You will use the MOSFET as a variable resistor and as a switch. BACKGROUND
More informationRX-AM4SF Receiver. Pin-out. Connections
RX-AM4SF Receiver The super-heterodyne receiver RX-AM4SF can provide a RSSI output indicating the amplitude of the received signal: this output can be used to create a field-strength meter capable to indicate
More informationICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram
Quad PLL with VCXO Quick Turn Clock Description The ICS379 QTClock TM generates up to 9 high quality, high frequency clock outputs including a reference from a low frequency pullable crystal. It is designed
More informationCD4013BC Dual D-Type Flip-Flop
CD4013BC Dual D-Type Flip-Flop General Description The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors.
More informationMicro-Step Driving for Stepper Motors: A Case Study
Micro-Step Driving for Stepper Motors: A Case Study N. Sedaghati-Mokhtari Graduate Student, School of ECE, University of Tehran, Tehran, Iran n.sedaghati @ece.ut.ac.ir Abstract: In this paper, a case study
More informationDC to 30GHz Broadband MMIC Low-Power Amplifier
DC to 30GHz Broadband MMIC Low-Power Amplifier Features Integrated LFX technology: Simplified low-cost assembly Drain bias inductor not required Broadband 45GHz performance: Good gain (10 ± 1.25dB) 14.5dBm
More informationElectronics Technology
Teacher Assessment Blueprint Electronics Technology Test Code: 5907 / Version: 01 Copyright 2011 NOCTI. All Rights Reserved. General Assessment Information Blueprint Contents General Assessment Information
More informationDigital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill
Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill Objectives: Analyze the operation of sequential logic circuits. Understand the operation of digital counters.
More information1ED Compact A new high performance, cost efficient, high voltage gate driver IC family
1ED Compact A new high performance, cost efficient, high voltage gate driver IC family Heiko Rettinger, Infineon Technologies AG, Am Campeon 1-12, 85579 Neubiberg, Germany, heiko.rettinger@infineon.com
More informationWS2812B Intelligent control LED integrated light source
Features and Benefits Intelligent reverse connect protection, the power supply reverse connection does not damage the IC. The control circuit and the LED share the only power source. Control circuit and
More informationDesigning a Schematic and Layout in PCB Artist
Designing a Schematic and Layout in PCB Artist Application Note Max Cooper March 28 th, 2014 ECE 480 Abstract PCB Artist is a free software package that allows users to design and layout a printed circuit
More informationBasic Op Amp Circuits
Basic Op Amp ircuits Manuel Toledo INEL 5205 Instrumentation August 3, 2008 Introduction The operational amplifier (op amp or OA for short) is perhaps the most important building block for the design of
More informationCommon-Emitter Amplifier
Common-Emitter Amplifier A. Before We Start As the title of this lab says, this lab is about designing a Common-Emitter Amplifier, and this in this stage of the lab course is premature, in my opinion,
More informationFAN5346 Series Boost LED Driver with PWM Dimming Interface
FAN5346 Series Boost LED Driver with PWM Dimming Interface Features Asynchronous Boost Converter Drives LEDs in Series: FAN5346S20X: 20V Output FAN5346S30X: 30V Output 2.5V to 5.5V Input Voltage Range
More informationChapter 10 Advanced CMOS Circuits
Transmission Gates Chapter 10 Advanced CMOS Circuits NMOS Transmission Gate The active pull-up inverter circuit leads one to thinking about alternate uses of NMOS devices. Consider the circuit shown in
More informationDesign of a TL431-Based Controller for a Flyback Converter
Design of a TL431-Based Controller for a Flyback Converter Dr. John Schönberger Plexim GmbH Technoparkstrasse 1 8005 Zürich 1 Introduction The TL431 is a reference voltage source that is commonly used
More informationSwitch Mode Power Supply Topologies
Switch Mode Power Supply Topologies The Buck Converter 2008 Microchip Technology Incorporated. All Rights Reserved. WebSeminar Title Slide 1 Welcome to this Web seminar on Switch Mode Power Supply Topologies.
More informationObjectives The purpose of this lab is build and analyze Differential amplifiers based on NPN transistors (or NMOS transistors).
1 Lab 03: Differential Amplifiers (BJT) (20 points) NOTE: 1) Please use the basic current mirror from Lab01 for the second part of the lab (Fig. 3). 2) You can use the same chip as the basic current mirror;
More informationTRUE SINGLE PHASE CLOCKING BASED FLIP-FLOP DESIGN
TRUE SINGLE PHASE CLOCKING BASED FLIP-FLOP DESIGN USING DIFFERENT FOUNDRIES Priyanka Sharma 1 and Rajesh Mehra 2 1 ME student, Department of E.C.E, NITTTR, Chandigarh, India 2 Associate Professor, Department
More informationCHAPTER 10 Fundamentals of the Metal Oxide Semiconductor Field Effect Transistor
CHAPTER 10 Fundamentals of the Metal Oxide Semiconductor Field Effect Transistor Study the characteristics of energy bands as a function of applied voltage in the metal oxide semiconductor structure known
More informationETIN25 Analogue IC Design. Laboratory Manual Lab 1
Department of Electrical and Information Technology LTH ETIN25 Analogue IC Design Laboratory Manual Lab 1 Jonas Lindstrand Martin Liliebladh Markus Törmänen September 2011 Laboratory 1: Cadence, DC parameters
More informationAgenda. Michele Taliercio, Il circuito Integrato, Novembre 2001
Agenda Introduzione Il mercato Dal circuito integrato al System on a Chip (SoC) La progettazione di un SoC La tecnologia Una fabbrica di circuiti integrati 28 How to handle complexity G The engineering
More informationEMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS 16290(LED TYPES) EXAMINED BY : FILE NO. CAS-10251 ISSUE : JUL.03,2001 TOTAL PAGE : 7
EXAMINED BY : FILE NO. CAS-10251 EMERGING DISPLAY ISSUE : JUL.03,2001 APPROVED BY: TECHNOLOGIES CORPORATION TOTAL PAGE : 7 VERSION : 1 CUSTOMER ACCEPTANCE SPECIFICATIONS MODEL NO. : 16290(LED TYPES) FOR
More informationWS2811. Signal line 256 Gray level 3 channal Constant current LED drive IC. http://www.world-semi.com. Feature. Applications. General description
Feature Output port compression 12V. uilt in stabilivolt, Only add a resistance to IC VDD feet when under 24V power supply. ray level 256 can be adjusted and scan freque ncy not less than 400Hz/s. uilt
More informationCMOS Power Consumption and C pd Calculation
CMOS Power Consumption and C pd Calculation SCAA035B June 1997 1 IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or
More information