A Design of a Low-Voltage Current-Mode Fully-Differential Analog CMOS Integrator Using FG-MOSFETs and Its Implementation
|
|
- Scot Neal
- 8 years ago
- Views:
Transcription
1 C Analog Integrated Circuits and Signal Processing, 32, , Kluwer Academic Publishers. Manufactured in The Netherlands. A Design of a Low-Voltage Current-Mode Fully-Differential Analog CMOS Integrator Using FG-MOSFETs and Its Implementation TAKAHIRO INOUE, 1 HIDEO NAKANE, 1 YUUJI FUKUJU 1 AND EDGAR SÁNCHEZ-SINENCIO 2 1 Department of Electrical and Computer Engineering, Kumamoto University 2 Department of Electrical Engineering, Texas A&M University pt-inoue@eecs.kumamoto-u.ac.jp; hid@eecs.kumamoto-u.ac.jp; yfuku@eecs.kumamoto-u.ac.jp; sanchez@ee.tamu.edu Received January 26, 2000; Revised September 11, 2000 Abstract. In the field of analog signal processing, there is a strong need for low-voltage and low-power integrated circuits. Especially in the mobile communication circuitry, an analog signal processing circuit must be fed by dry batteries of V. This paper presents a design and implementation of a current-mode fully-differential analog CMOS integrator operable with such a low supply voltage. This integrator is built with a cross-coupled matched pair of 3-input FGFloating Gate)-MOSFETs, a matched pair of 2-input FG-MOSFETs, and four bias current sources. In this circuit, both a low apparent threshold voltage of FG-MOSFETs and voltage signal summation at the floating gates are effectively utilized to enable the circuit operation with a low supply voltage and to simplify the circuit configuration. The influence of the common-mode signal and noise to the signal processing are minimized by adopting fully-differential structure. The performance of the proposed integrator circuit is predicted by theoretical analysis and by HSPICE simulations. The circuit works as an integrator in the frequency range MHz at a 1.5 V supply voltage and dissipates DC power of about 70 µw. The proposed circuit was fabricated by a Motorola 1.2 µm double-poly CMOS process in the chip fabrication program of VLSI Design and Education Center VDEC). Key Words: low voltage, low power, differential integrator, floating-gate MOSFET 1. Introduction Needs of low-voltage design of analog integrated circuits have been increasing recently [1]. Down-scaling into submicrons in advanced VLSI fabrication technologies demands lowering of supply voltages for digital circuits [1]. This also demands analog circuits to be operable with low supply voltages since analog signal processing circuits are usually implemented in the form of an analog-digital mixed system on a VLSI. On the other hand, development of portable telephone systems also drives analog circuits to be operable with low supply voltages since portable telephones are powered by dry batteries [2]. In order to establish low-voltage analog circuit techniques compatible with CMOS technologies, several approaches have been tried: the application of back-gate control in a MOS translinear circuit [3], the use of subthreshold operation of MOSFETs [4], etc. A current-mode CMOS circuit is a promising solution to low-voltage analog CMOS circuit design since it is theoretically operable with a supply voltage of several hundreds millivolts greater than the threshold voltage of a MOSFET [5]. In currentmode CMOS circuits, the addition of the signals has been possible only in current mode so that the addition and subtraction of signals are power consuming operations and the circuit design flexibility have been limited by its nonlinear I-V and V-I conversions. A floatinggate MOSFETFG-MOSFET) enables linear addition of signals in voltage mode and it is implementable using a standard double-poly CMOS technology [6 9]. The addition of signals by an FG-MOSFET does not consume DC power since the addition is performed by capacitive coupling [6]. The threshold voltage is linearly controllable by the gate voltage whereas the threshold control through the back-gate results in nonlinear dependence [6]. Even a depletion-type MOSFET is realizable from an enhancement-type MOSFET by applying an appropriate gate-bias voltage to the gate of the FG-MOSFET. This property is useful for realizing low-voltage analog circuit building blocks [8]. In addition, when the above functions of FG-MOSFETs
2 250 Inoue et al. are combined with a current-mode CMOS circuit technology, a circuit designer can enjoy both its enhanced design flexibility and its suitability to low-voltage CMOS circuit design. In this paper, a low voltage design of a fullydifferential current-mode integrator using FG- MOSFETs is presented. In Section 2, the fundamental properties of FG-MOSFETs are reviewed. And the equivalent macromodel for SPICE simulation is described. In Section 3, a design of a simple fully-differential current-mode integrator using FG- MOSFETs is presented at first. Then for this circuit, the differential and common-mode transfer functions and the common-mode rejection ratio CMRR) are derived. Section 4 shows the design example which is fabricated by a standard 1.2 µm double-poly CMOS process provided through VLSI design and education center VDEC). The HSPICE simulation results and the chip microphotograph are given and discussed. Section 5 summarizes the main conclusions. 2. Floating-Gate MOSFET 2.1. Floating-Gate MOSFET s Characteristics In this section, FG-MOSFET structure will be explained [6,8,9]. Figure 1 shows typical FG-MOSFET structure. The top figure shows the top view of the structure and the bottom figure shows the cross section along the a a line. The FG-MOSFET has the structure that the gate of a conventional MOSFET is connected to double-poly capacitors. When the total charge stored on the floating-gate is Q FG, the floating gate potential V FG is determined by the charge conservation law on the floating gate: Q FG C g1 V FG V G1 ) + C g2 V FG V G2 ) + C fb V FG V B ) + C fs V FG V S ) + C fd V FG V D ) Q C Q o 1) where V G1 and V G2 are the gate potentials of the G 1 - and the G 2 -gate, respectively, V S, V D, and V B are the source, the drain, and the bulk potential, respectively, and C fs, C fd and C fb are the floating-gate to source, the floating-gate to drain, and the floating-gate to bulk coupling capacitance, respectively, Q C is the total semiconductor charge which is the sum of the total inversion charge Q I and the total depletion charge Q B [10,11], and Q o is the total effective interface charge [11]. From equation 1), V FG is given by V FG C g1v G1 + C g2 V G2 + C fb V B + C fs V S + C fd V D C g1 + C g2 + C fb + C fs + C fd Q C + Q o + Q FG + 2) C g1 + C g2 + C fb + C fs + C fd As equation 2) shows, analog addition of voltage signals is possible in an FG-MOSFET [6,7]. Furthermore, if we regard V G2 in equation 2) as the threshold control gate, the apparent threshold voltage V th ) a is given by [6] V th ) a C g1 + C g2 + C fb + C fs + C fd V th C g1 + C g2 + C fb + C fd V S C fb V B C fd V D C g1 C g1 C g1 C g2 C g1 V G2 Q B0 + Q o + Q FG C g1 3) Fig. 1. FG-MOSFET structure. where V th is the threshold voltage of an inside MOSFET and Q B0 is the total depletion charge at V FG V S V th. As equation 3) shows, an FG-MOSFET can work even as a depletion-type MOSFET by using an appropriate second gate bias voltage. This is a favorable feature for realizing low-voltage circuits [8]. 1 It is also important to notice that, in an FG- MOSFET, the DC bias of the floating gate is supplied in an electrostatic manner. 2 The other important is-
3 Design of a Low-Voltage Current-Mode Fully-Differential Analog CMOS Integrator 251 sue to be considered in the design is the pre-stored charge Q FG on the floating gate. The influence of Q FG gives rise to unpredictable variations in the apparent threshold voltage. This effect can be alleviated by a factor of 20 by the charge-resetting process using UV ultraviolet) light illumination [7] Floating-Gate MOSFET s Macromodel Figure 2 shows the circuit symbol and the equivalent macromodel of an FG-MOSFET [9]. To implement this macromodel into HSPICE, V FG in equation 2) needs to be determined by solving a nonlinear algebraic equation in the subcircuit of HSPICE. This is because, for an n-channel FG-MOSFET, Q C in equation 2) is given by [10] Q C C ox φ t { 2 3 B S + B D B S B D B S + B D ) } 1 C ox γ 2 2n 1) C oxn 1)φ t 4) where B S 1 + i f 5) B D 1 + ir 6) i f I F I s 7) I R i r I s 8) I s µnc W φ 2 ) t ox L 2 9) C ox WLC ox 10) n 1 γ 1 2 V FG V B V TO + γ 2 + ) 2 2φ F γ 2 11) I F and I R are the forward and reverse currents [10], respectively, µ is the mobility of the carrier, n is the slope factor, W is the channel width, L is the channel length, φ t is the thermal potential, C ox is oxide capacitance per unit area, γ is the body effect factor, V TO is the zero-bias threshold voltage, and φ F is the Fermi potential [11]. When the FG-MOSFET is operated in forward saturation, we can use B S 1 + I D /I s ) and B D 1inequations 4) 11) since I D I F and I R 0 hold [10]. Equation 4) shows that Q C in equation 2) is a nonlinear function of V FG, i f, and i r whereas Q o in equation 2) is a process-dependent constant. The resistor R G in Fig. 2b) provides the controlled voltage source V FG with a very high output impedance while keeping a DC bias path with no DC voltage drop. 3 This resistor value must be sufficiently larger than 1/ωC fb ) at the lower edge frequency of interest. FG-MOSFET, and b) Equivalent macro- Fig. 2. a) Symbol of model DC Simulation Results of the Macromodel Figure 3 shows the HSPICE simulation results of the proposed maromodel of an FG-MOSFET. As this figure shows, V FG is linearly controllable by varying the second-gate voltage. The V G1 value at each point of intersection denoted by a closed circle) gives the apparent threshold value to the corresponding V G2 value.
4 252 Inoue et al. where i + i and i i are the respective small-signal input currents, v + and v are the respective small-signal input terminal voltages, C is the integrating capacitance, C pgq is the qth gate to floating-gate capacitance of the FG-MOSFET M p,v fgp is the floating-gate to bulk voltage of M p, g dsb is the output conductance of I B, g dsp is the drain-source conductance of M p, g mp is the transconductance from the floating-gate of M p, and s is the complex frequency. v fg1 and v fg2 are given by v fg1 C 1g1v + + C 1g2 v + C 1fd v+ 14) Fig. 3. V FG vs. V G1 characteristics where V G2 is a control parameter. 3. Current-Mode Fully-Differential Integrator 3.1. Small Signal Analysis Figure 4 shows the proposed low-voltage currentmode fully-differential analog CMOS integrator using FG-MOSFETs. For this circuit, the following equations hold for small signals at the respective input terminals. i + i scv + + g dsb v + + g m1 v fg1 + g ds1 v + i i + sc 1g1 v + v fg1 ) + sc 3g2 v + v fg3 ) + sc 2g2 v + v fg2 ) 12) scv + g dsb v + g m3 v fg3 + g ds3 v + sc 3g1 v v fg3 ) + sc 1g2 v v fg1 ) + sc 4g2 v v fg4 ) 13) where v fg2 C 2g2v + + C 2fd v o 15) C1g1 + C 1g2 + C 1g3 + C 1fd + C 1fs + C 1fb 16) C2g1 + C 2g2 + C 2fd + C 2fs + C 2fb 17) And v o + and vo are the respective small-signal output terminal voltages, and Cpfd, C pfs and Cpfb are the small-signal floating-gate to drain, floatinggate to source, and floating to bulk capacitances of M p, respectively, which are given by Cpfd C pfd + Q C V D ) VFG, Cpfs C pfs + Q C V S ) VFG, and Cpfb C pfb Q C V S ) VB Q C V D ) VB Q C V FG ) VB, where C pfd, C pfs, and C pfb denote the respective components independent of Q C. v fg3 and v fg4 can also be given in similar expressions. From equations 12), 13), and with the assumption that the respective paired MOSFETs are perfectly matched, we obtain i i + sc e1 + g e1 )v + sc e2 g e2 )v sc e3 vo 18) ii sc e1 + g e1 )v sc e2 g e2 )v + sc e3 v o + 19) where C e1 C + C 1g1 + C 1g2 + C 2g2 C 2 1g1 + C 1g1 C1fd + C2 1g2 C e2 C 1g2 2C1g1 + C 1 fd ) + C2 2g2 ) 20) 21) Fig. 4. Current-mode fully-differential integrator using FG-MOSFETs. C e3 C 2g2C 2fd 22)
5 Design of a Low-Voltage Current-Mode Fully-Differential Analog CMOS Integrator 253 C1g1 + C ) 1fd g e1 g ds1 + g dsb + g m1 23) g e2 C 1g2 g m1 24) On the other hand, the following equations hold for small signals at the respective output terminals under the condition that the respective MOSFET are perfectly matched. where i o + g ov o + g mov fg4 25) io g ovo g mov fg2 26) g o g ds2 + g dsb + g mo C 2fd g mo g m2 g m4 and g dsb is the output conductance of I B. From equations 18), 19), and 25), 26), and with the condition that v o + v o 0, we can obtain the differential gain A dif and the common-mode gain A cm as and A dif i + o i o i i + ii g mo C 2g2 sc e1 + C e2 ) + g e1 g e2 27) i + A cm o + i o i i + + ii g mo C 2g2 28) sc e1 C e2 ) + g e1 + g e2 and CMRR s j C e1 C e2 C e1 + C < 1 32) e2 As equations 31) and 32) show, very high CMRR can be realized at low frequencies by setting g e1 g e2 whereas the CMRR degrades at high frequencies. Although the signal path is immune to the commonmode noise even at high frequencies thanks to its fullydifferential structure, this poor CMRR at high frequencies causes distortion in the differential output signal when the common-mode signal level is too large. 4. Design Example 4.1. Simulation Results The performance of the current-mode fully-differential integrator in Fig. 4 is simulated by HSPICE under the following conditions. In Table 1, the W and L values are designed sizes based on the length-unit and this does not mean that such accuracy is necessary for L and W see Figs. 5 and 6). A f is the area of the floating-gate. A g1, A g2, and A g3 are the areas of the second poly-silicon electrodes which form the gates of the FG-MOSFET. In Table 2, g in, g load, and C load are the input termination conductance, the output termination conductance, and the output termination capacitance, respectively. g in is connected in parallel to the input current source. g load and C load are connected in parallel to the output terminal. Each of the current sources, I B and I B,isrealized by using a single p-channel MOSFET Common Mode Rejection Ratio When we define the common-mode rejection ratio CMRR) by CMRR A dif 29) A cm Equations 28), 29), and 30) give CMRR sc e1 C e2 ) + g e1 + g e2 sc e1 + C e2 ) + g e1 g 30) e2 From this equation, we obtain CMRR s j0 g e1 + g e2 g e1 g 31) e2 Table 1. FG-MOSFET geometries. M 1, M 3 M 2, M 4 Table 2. Other conditions. W 2.96 µm, L 1.48 µm, C fb 224 ff, A f 3903 µm 2, C g1 C g2 C g3 527 ff, A g1 A g2 A g µm 2 W 2.96 µm, L 1.48 µm, C fb 148 ff, A f 2575 µm 2, C g1 C g2 527 ff, A g1 A g µm 2 V DD 1.5 V I B 9.0 µa I B 14.5 µa g in, g load 0.76 µs C load 0.54 pf C 2pF
6 254 Inoue et al. Fig. 5. Differential gain response. Figures 5, 6, and 7 show the differential gain response, the differential phase response, and the total harmonic distortion THD) of the proposed circuit, respectively. The THD is calculated assuming a 16 µa p p sine-wave balanced input current and a 5% worst-case mismatch in the W/L ratios of the paired FG-MOSFETs. The simulated characteristics of this current-mode fully-differential integrator are summarized in Table 3. Table 4 shows the element-sensitivity values in the design example. As this table and Figs. 5 and 6 show, the proposed integrator is not sensitive to the element-value variations. Table 5 shows the comparison with a conventional method. From this, we can expect the proposed integrator can achieve low-voltage and low-power while keeping its performance comparable to the conventional method. Table 3. Integrator s characteristics. Supply voltage 1.5 V Frequency range MHz for 90 ± 2.5 in phase Power consumption 70 µw THD <2.5% up to 100 MHz for a16µa p p sine-wave balanced input Table 4. Element-sensitivity values in the design example. Element x S C e1+c e2 ) x S g e1 g e2 ) x Fig. 6. Differential phase response. C 1g C 1g C 1g C 2g C 2g C1 fd Table 5. Comparison with a conventional method. Proposed Method Method in Ref. [12] Supply voltage 1.5 V 3.3 V Frequency range MHz 50 MHz Power consumption 70 µw 700 µw THD <0.13% <0.1% at 4 MHz and at i od 2I b 0.14 i od 2I B Fabrication process 1.2 µm CMOS 2 µm CMOS Fig. 7. Total harmonic distortion under a 5% W/L-ratio mismatch. i od i + o i o.
7 Design of a Low-Voltage Current-Mode Fully-Differential Analog CMOS Integrator 255 Center VDEC), The University of Tokyo, in collaboration with On-Semiconductor, Nippon Motorola Ltd., Dai Nippon Printing Corp., and KYOCERA Corp. Notes 1. It is important to notice here that the transconductance from V G1 becomes κg mf, where κ C g1 /C g1 + C g2 + C fb + C fs + C fd ) and g mf is the transconductance from the floating gate. For C fb, C fs, and C fd, see subsection To make SPICE DC analysis possible, a fictitious resistive circuit is usually introduced into a DC model of an FG-MOSFET. 3. This does not mean that the floating gate needs the resistive biasing in the real world. References Fig. 8. Chip microphotograph of the integrator Chip Design The proposed integrator circuit is designed considering a Motorola 1.2 µm double-poly CMOS process provided through VDEC. The chip layout is made by using MAGIC. Figure 8 shows a chip microphotograph of the fabricated integrator. Experimental results are in progress and will be reported later. 5. Conclusions In this paper, a design of a low-voltage current-mode fully-differential analog CMOS integrator using FG- MOSFETs has been proposed. A simple macromodel of an FG-MOSFET has also been proposed and it was implemented into HSPICE. SPICE simulations were performed to predict the performance of the proposed integrator circuit. These simulations showed that the proposed circuit behaves as an integrator in the frequency range MHz, The THD was less than 2.5% for a 16 µa p p sine-wave balanced input in the frequency range MHz under a 5% W/L ratios mismatch. The DC power consumption was 70 µw. This circuit will be useful for implementing portable telephone systems. Acknowledgment The chip in this paper was fabricated in the chip fabrication program of VLSI Design and Education 1. Hu, C., Future CMOS scaling and reliability, in Proc. IEEE 815), pp , Tanimoto, H., Koyama, M. and Yoshida, Y., Realization of a 1-V active filter using a linearization technique employing plurality of emitter-coupled pairs. IEEE J. Solid-State Circuits 267), pp , Mulder, J., van der Woerd, A. C., Serdijn, W. A. and van Roermund, A. H. M., Application of the back gate in MOS weak inversion translinear circuits. IEEE Trans. Circuits Syst. I 4211), pp , Hwang, C., Bibyk, S., Ismail, M. and Lohiser, B., A very low frequency, micropower, low voltage CMOS oscillator for noncardiac pacemakers. IEEE Trans. Circuits Syst. I 4211), pp , November Hughes, J. B., Bird, N. C. and Macbeth, I. C., Switched current a new technique for analog sampled-data signal processing, in Proc. Int. Symp. Circuits Syst., Portland, USA, pp , May Shibata, T. and Ohmi, T., A functional MOS transistor featuring gate-level weighted sum and threshold operations. IEEE Trans. Electron Devices 396), pp , Yang, K. and Andreou, A. G., The multiple input floating gate MOS differential amplifier: An analog computational building block, in Proc. Int. Symp. Circuits Syst., London, UK, pp , May Ramírez-Angulo, J., Choi, S. C. and González-Altamirano, G., Low-voltage circuits building blocks using multiple-input floating-gate transistors. IEEE Trans. Circuits Syst. I 4211), pp , November Sánchez-Sinencio, E., Modern monolithic analog filters. CSSC-97 Workshop, Tampere, Finland, April Cunha, A. I. A., Schneider, M. C. and Galup-Montoro, C., An explicit physical model for the long-channel MOS transistor including small-signal parameters. Solid-State Electron. 3811), pp , Tsividis, Y. P., Operation and Modeling of the MOS Transistor. McGraw-Hill, New York, Smith, S. L. and Sánchez-Sinencio, E., Low voltage integrators for high-frequency CMOS filters using current mode techniques. IEEE Trans. Circuits Syst. II 431), pp , 1996.
8 256 Inoue et al. Takahiro Inoue was born in Nobeoka, Miyazaki, Japan, in October He received the B.E. and the M.E. degree from Kumamoto University, Kumamoto, Japan, in 1969 and 1971, respectively, and the D.E. degree from Kyushu University, Fukuoka, Japan, in From 1971 to 1974, he worked as a Research Staff at Hitachi, Ltd., Yokohama, Japan. In 1975, he joined the faculty of Kumamoto University, where he is presently a professor in the Department of Electrical and Computer Engineering. Dr. Inoue was an associate editor of IEEE Transactions on Fuzzy Systems during He was a member of the editorial board of the IEICE Journal in 1996 and was a member of the Technical Groups on Circuits and Systems and on Integrated Circuits, IEICE. He served as an associate editor for several special sections in the IEICE Journal and in the IEICE Transactions.He is presently serving as the Chairman of the Research Committee of Electronic Circuits, IEEJ. He was on leave to Texas A&M University and to Swiss Federal Institute of Technology ETH) during March 1997 January 1998 as a visiting scholar sponsored by the Ministry of Education, Science, Sports, and Culture, Japan. Hideo Nakane was born in Tamana, Kumamoto, Japan, in November He received the B.E. and the M.E. degree from Kumamoto University, Kumamoto, Japan, in 1997 and 1999, respectively. He is currently pursuing the D.E. degree in the same university. Since 1997, he has been engaged in low-voltage/low-power current-mode analog integrated circuit design. Yuuji Fukuju was born in Yatsushiro, Kumamoto, Japan, in December He received the B.E. and the M.E. degree from Kumamoto University, Kumamoto, Japan, in 1998 and 2000, respectively. In 2000, he joined Hitachi, Ltd. When he was a master-course student in Kumamoto University, he was engaged in the research on low-voltage/low-power analog integrated circuit design. Edgar Sánchez-Sinencio was born in Mexico City, Mexico, in October He received the degree in communications and electronic engineering Professional degree) from the National Polytechnic Institute of Mexico, Mexico City, the M.S.E.E. degree from Stanford University, CA, and the Ph.D. degree from the University of Illinois at Champaign-Urbana, in 1966, 1970, and 1973, respectively. He worked as a research assistant at the Coordinated Science Laboratory, University of Illinois ). In 1974 he held an industrial Post Doctoral position with the Central Research Laboratories, Nippon Electric Company, Ltd., Kawasaki, Japan. From 1976 to 1983 he was the Head of the Department of Electronics at the Instituto Nacional de Astrofísica, Optica y Electrónica INAOE), Puebla, Mexico. He was a visiting professor in the Department of Electrical Engineering at Texas A&M University, College Station, during the academic years of and He is currently the TI chair professor in analog engineering at Texas A&M University and director of the Analog and Mixed Signal Center. He was the editor-in-chief of the IEEE Transactions on Circuits and System II for He is coauthor of the book Switched Capacitor Circuits Van Nostrand Reinhold, 1984). He is co-editor of the book Low-Voltage/Low-Power Integrated Circuits and Systems IEEE Press, 1999). He received the 1995 Guillemin-Cauer Award for his work on Cellular Networks. He was also the co-recipient of the 1997 Darlington Award for his work on highfrequency filters. His present interests are in the area of active filter design, RF-communication circuits and analog and mixed-mode circuit design. He is an IEEE Fellow Member.
Transconductance. (Saturated) MOSFET Small-Signal Model. The small-signal drain current due to v gs is therefore given by
11 (Saturated) MOSFET Small-Signal Model Transconductance Concept: find an equivalent circuit which interrelates the incremental changes in i D v GS v DS etc. for the MOSFET in saturation The small-signal
More informationA true low voltage class-ab current mirror
A true low voltage class-ab current mirror A. Torralba, 1a) R. G. Carvajal, 1 M. Jiménez, 1 F. Muñoz, 1 and J. Ramírez-Angulo 2 1 Departamento de Ingeniería Electrónica, Escuela Superior de Ingenieros,
More informationLAB 7 MOSFET CHARACTERISTICS AND APPLICATIONS
LAB 7 MOSFET CHARACTERISTICS AND APPLICATIONS Objective In this experiment you will study the i-v characteristics of an MOS transistor. You will use the MOSFET as a variable resistor and as a switch. BACKGROUND
More informationField-Effect (FET) transistors
Field-Effect (FET) transistors References: Hayes & Horowitz (pp 142-162 and 244-266), Rizzoni (chapters 8 & 9) In a field-effect transistor (FET), the width of a conducting channel in a semiconductor and,
More informationSignal Types and Terminations
Helping Customers Innovate, Improve & Grow Application Note Signal Types and Terminations Introduction., H, LV, Sinewave, Clipped Sinewave, TTL, PECL,,, CML Oscillators and frequency control devices come
More information3.4 - BJT DIFFERENTIAL AMPLIFIERS
BJT Differential Amplifiers (6/4/00) Page 1 3.4 BJT DIFFERENTIAL AMPLIFIERS INTRODUCTION Objective The objective of this presentation is: 1.) Define and characterize the differential amplifier.) Show the
More informationVARIABLE-frequency oscillators (VFO s) phase locked
1406 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 9, SEPTEMBER 1998 A 2-V 2-GHz BJT Variable Frequency Oscillator Wei-Zen Chen and Jieh-Tsorng Wu, Member, IEEE Abstract A new LC-tuned negative-resistance
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 11 MOSFET part 2 guntzel@inf.ufsc.br I D -V DS Characteristics
More informationDesign of a Fully Differential Two-Stage CMOS Op-Amp for High Gain, High Bandwidth Applications
Design of a Fully Differential Two-Stage CMOS Op-Amp for High Gain, High Bandwidth Applications Rajkumar S. Parihar Microchip Technology Inc. Rajkumar.parihar@microchip.com Anu Gupta Birla Institute of
More informationCHAPTER 10 OPERATIONAL-AMPLIFIER CIRCUITS
CHAPTER 10 OPERATIONAL-AMPLIFIER CIRCUITS Chapter Outline 10.1 The Two-Stage CMOS Op Amp 10.2 The Folded-Cascode CMOS Op Amp 10.3 The 741 Op-Amp Circuit 10.4 DC Analysis of the 741 10.5 Small-Signal Analysis
More informationEfficient Interconnect Design with Novel Repeater Insertion for Low Power Applications
Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications TRIPTI SHARMA, K. G. SHARMA, B. P. SINGH, NEHA ARORA Electronics & Communication Department MITS Deemed University,
More informationCO2005: Electronics I (FET) Electronics I, Neamen 3th Ed. 1
CO2005: Electronics I The Field-Effect Transistor (FET) Electronics I, Neamen 3th Ed. 1 MOSFET The metal-oxide-semiconductor field-effect transistor (MOSFET) becomes a practical reality in the 1970s. The
More informationOn the Design and Characterization of Femtoampere Current-Mode Circuits
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 8, AUGUST 2003 1353 On the Design and Characterization of Femtoampere Current-Mode Circuits Bernabé Linares-Barranco and Teresa Serrano-Gotarredona Abstract
More informationAn Introduction to the EKV Model and a Comparison of EKV to BSIM
An Introduction to the EKV Model and a Comparison of EKV to BSIM Stephen C. Terry 2. 3.2005 Integrated Circuits & Systems Laboratory 1 Overview Characterizing MOSFET operating regions EKV model fundamentals
More informationChapter 8 Differential and Multistage Amplifiers. EE 3120 Microelectronics II
1 Chapter 8 Differential and Multistage Amplifiers Operational Amplifier Circuit Components 2 1. Ch 7: Current Mirrors and Biasing 2. Ch 9: Frequency Response 3. Ch 8: Active-Loaded Differential Pair 4.
More informationCHARGE pumps are the circuits that used to generate dc
INTERNATIONAL JOURNAL OF DESIGN, ANALYSIS AND TOOLS FOR CIRCUITS AND SYSTEMS, VOL. 1, NO. 1, JUNE 2011 27 A Charge Pump Circuit by using Voltage-Doubler as Clock Scheme Wen Chang Huang, Jin Chang Cheng,
More informationSmall Signal Analysis of a PMOS transistor Consider the following PMOS transistor to be in saturation. Then, 1 2
Small Signal Analysis of a PMOS transistor Consider the following PMOS transistor to be in saturation. Then, 1 I SD = µ pcox( VSG Vtp)^2(1 + VSDλ) 2 From this equation it is evident that I SD is a function
More informationJournal of Engineering and Natural Sciences Mühendislik ve Fen Bilimleri Dergisi
Journal of Engineering and Natural Sciences Mühendislik ve Fen Bilimleri Dergisi Sigma 29, 170-177, 2011 PhD Research Article / Doktora Çalışması Araştırma Makalesi LOW VOLTAGE LOW POWER NEURON CIRCUIT
More informationOp-Amp Simulation EE/CS 5720/6720. Read Chapter 5 in Johns & Martin before you begin this assignment.
Op-Amp Simulation EE/CS 5720/6720 Read Chapter 5 in Johns & Martin before you begin this assignment. This assignment will take you through the simulation and basic characterization of a simple operational
More informationApplication Note AN-940
Application Note AN-940 How P-Channel MOSFETs Can Simplify Your Circuit Table of Contents Page 1. Basic Characteristics of P-Channel HEXFET Power MOSFETs...1 2. Grounded Loads...1 3. Totem Pole Switching
More informationThe MOS Transistor in Weak Inversion
MOFE Operation in eak and Moderate nversion he MO ransistor in eak nversion n this section we will lore the behavior of the MO transistor in the subthreshold regime where the channel is weakly inverted.
More informationAnalysis and Design of High gain Low Power Fully Differential Gain- Boosted Folded-Cascode Op-amp with Settling time optimization
Analysis and Design of High gain Low Power Fully Differential Gain- Boosted Folded-Cascode Op-amp with Settling time optimization Shubhara Yewale * and R. S. Gamad ** * (Department of Electronics & Instrumentation
More informationHere we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices.
Outline Here we introduced () basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices. Circuit Logic Gate A logic gate is an elemantary building block
More informationMAS.836 HOW TO BIAS AN OP-AMP
MAS.836 HOW TO BIAS AN OP-AMP Op-Amp Circuits: Bias, in an electronic circuit, describes the steady state operating characteristics with no signal being applied. In an op-amp circuit, the operating characteristic
More informationFully Differential CMOS Amplifier
ECE 511 Analog Electronics Term Project Fully Differential CMOS Amplifier Saket Vora 6 December 2006 Dr. Kevin Gard NC State University 1 Introduction In this project, a fully differential CMOS operational
More informationSTW20NM50 N-CHANNEL 550V @ Tjmax - 0.20Ω - 20ATO-247 MDmesh MOSFET
N-CHANNEL 550V @ Tjmax - 0.20Ω - 20ATO-247 MDmesh MOSFET TYPE V DSS (@Tjmax) R DS(on) I D STW20NM50 550V < 0.25Ω 20 A TYPICAL R DS (on) = 0.20Ω HIGH dv/dt AND AVALANCHE CAPABILITIES 100% AVALANCHE TESTED
More informationMRF175GU MRF175GV The RF MOSFET Line 200/150W, 500MHz, 28V
Designed for broadband commercial and military applications using push pull circuits at frequencies to 500 MHz. The high power, high gain and broadband performance of these devices makes possible solid
More informationAN105. Introduction: The Nature of VCRs. Resistance Properties of FETs
Introduction: The Nature of s A voltage-controlled resistor () may be defined as a three-terminal variable resistor where the resistance value between two of the terminals is controlled by a voltage potential
More informationLecture 9 MOSFET(II) MOSFET I-V CHARACTERISTICS(contd.)
Lecture 9 MOSFET(II) MOSFET I-V CHARACTERISTICS(contd.) Outline 1. The saturation regime 2. Backgate characteristics Reading Assignment: Howe and Sodini, Chapter 4, Section 4.4 Announcements: 1. Quiz#1:
More informationCHAPTER 2 POWER AMPLIFIER
CHATER 2 OWER AMLFER 2.0 ntroduction The main characteristics of an amplifier are Linearity, efficiency, output power, and signal gain. n general, there is a trade off between these characteristics. For
More informationField Effect Transistors
506 19 Principles of Electronics Field Effect Transistors 191 Types of Field Effect Transistors 193 Principle and Working of JFET 195 Importance of JFET 197 JFET as an Amplifier 199 Salient Features of
More informationTS321 Low Power Single Operational Amplifier
SOT-25 Pin Definition: 1. Input + 2. Ground 3. Input - 4. Output 5. Vcc General Description The TS321 brings performance and economy to low power systems. With high unity gain frequency and a guaranteed
More informationPrecision, Unity-Gain Differential Amplifier AMP03
a FEATURES High CMRR: db Typ Low Nonlinearity:.% Max Low Distortion:.% Typ Wide Bandwidth: MHz Typ Fast Slew Rate: 9.5 V/ s Typ Fast Settling (.%): s Typ Low Cost APPLICATIONS Summing Amplifiers Instrumentation
More informationNotes about Small Signal Model. for EE 40 Intro to Microelectronic Circuits
Notes about Small Signal Model for EE 40 Intro to Microelectronic Circuits 1. Model the MOSFET Transistor For a MOSFET transistor, there are NMOS and PMOS. The examples shown here would be for NMOS. Figure
More informationBJT Characteristics and Amplifiers
BJT Characteristics and Amplifiers Matthew Beckler beck0778@umn.edu EE2002 Lab Section 003 April 2, 2006 Abstract As a basic component in amplifier design, the properties of the Bipolar Junction Transistor
More informationDescription. 5k (10k) - + 5k (10k)
THAT Corporation Low Noise, High Performance Microphone Preamplifier IC FEATURES Excellent noise performance through the entire gain range Exceptionally low THD+N over the full audio bandwidth Low power
More informationNTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
More informationCHAPTER 10 Fundamentals of the Metal Oxide Semiconductor Field Effect Transistor
CHAPTER 10 Fundamentals of the Metal Oxide Semiconductor Field Effect Transistor Study the characteristics of energy bands as a function of applied voltage in the metal oxide semiconductor structure known
More informationUsing Op Amps As Comparators
TUTORIAL Using Op Amps As Comparators Even though op amps and comparators may seem interchangeable at first glance there are some important differences. Comparators are designed to work open-loop, they
More informationENEE 307 Electronic Circuit Design Laboratory Spring 2012. A. Iliadis Electrical Engineering Department University of Maryland College Park MD 20742
1.1. Differential Amplifiers ENEE 307 Electronic Circuit Design Laboratory Spring 2012 A. Iliadis Electrical Engineering Department University of Maryland College Park MD 20742 Differential Amplifiers
More informationLecture 090 Large Signal MOSFET Model (3/24/10) Page 090-1
Lecture 9 Large Signal MOSFET Model (3/24/1) Page 9-1 LECTURE 9 LARGE SIGNAL MOSFET MODEL LECTURE ORGANIZATION Outline Introduction to modeling Operation of the MOS transistor Simple large signal model
More informationwww.jameco.com 1-800-831-4242
Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. LF411 Low Offset, Low Drift JFET Input Operational Amplifier General Description
More informationHigh Common-Mode Rejection. Differential Line Receiver SSM2141. Fax: 781/461-3113 FUNCTIONAL BLOCK DIAGRAM FEATURES. High Common-Mode Rejection
a FEATURES High Common-Mode Rejection DC: 00 db typ 60 Hz: 00 db typ 20 khz: 70 db typ 40 khz: 62 db typ Low Distortion: 0.00% typ Fast Slew Rate: 9.5 V/ s typ Wide Bandwidth: 3 MHz typ Low Cost Complements
More informationChapter 6. CMOS Class-E Power Amplifier
Chapter 6 CMOS Class-E Power Amplifier 6.0 Introduction Last few years have seen an increase in the popularity of the wireless communication systems. As a result, the demand for compact, low-cost, and
More informationEE-612: Nanoscale Transistors (Advanced VLSI Devices) Spring 2005
EE-612: Nanoscale Transistors (Advanced VLSI Devices) Spring 2005 Mark Lundstrom Electrical and Computer Engineering Purdue University, West Lafayette, IN USA 765-494-3515 lundstro@purdue.edu 1 evolution
More informationQuad, Rail-to-Rail, Fault-Protected, SPST Analog Switches
19-2418; Rev ; 4/2 Quad, Rail-to-Rail, Fault-Protected, General Description The are quad, single-pole/single-throw (SPST), fault-protected analog switches. They are pin compatible with the industry-standard
More informationFig6-22 CB configuration. Z i [6-54] Z o [6-55] A v [6-56] Assuming R E >> r e. A i [6-57]
Common-Base Configuration (CB) The CB configuration having a low input and high output impedance and a current gain less than 1, the voltage gain can be quite large, r o in MΩ so that ignored in parallel
More informationMonte Carlo Simulation of Device Variations and Mismatch in Analog Integrated Circuits
Proceedings of The National Conference On Undergraduate Research (NCUR) 2006 The University of North Carolina at Asheville Asheville, North Carolina April 6 8, 2006 Monte Carlo Simulation of Device Variations
More informationObjectives The purpose of this lab is build and analyze Differential amplifiers based on NPN transistors (or NMOS transistors).
1 Lab 03: Differential Amplifiers (BJT) (20 points) NOTE: 1) Please use the basic current mirror from Lab01 for the second part of the lab (Fig. 3). 2) You can use the same chip as the basic current mirror;
More informationLow-Cost, Micropower, SC70/SOT23-8, Microphone Preamplifiers with Complete Shutdown
9-9; Rev ; 4/ Low-Cost, Micropower, SC7/SOT23-8, Microphone General Description The are micropower op amps optimized for use as microphone preamplifiers. They provide the ideal combination of an optimized
More informationPIN CONFIGURATION FEATURES ORDERING INFORMATION ABSOLUTE MAXIMUM RATINGS. D, F, N Packages
DESCRIPTION The µa71 is a high performance operational amplifier with high open-loop gain, internal compensation, high common mode range and exceptional temperature stability. The µa71 is short-circuit-protected
More informationCMOS Power Consumption and C pd Calculation
CMOS Power Consumption and C pd Calculation SCAA035B June 1997 1 IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or
More informationEECS 240 Topic 7: Current Sources
EECS 240 Analog Integrated Circuits Topic 7: Current Sources Bernhard E. Boser,Ali M. Niknejad and S.Gambini Department of Electrical Engineering and Computer Sciences Bias Current Sources Applications
More informationFeatures. Symbol JEDEC TO-220AB
Data Sheet June 1999 File Number 2253.2 3A, 5V,.4 Ohm, N-Channel Power MOSFET This is an N-Channel enhancement mode silicon gate power field effect transistor designed for applications such as switching
More informationApplication Note SAW-Components
Application Note SAW-Components Principles of SAWR-stabilized oscillators and transmitters. App: Note #1 This application note describes the physical principle of SAW-stabilized oscillator. Oscillator
More informationApplication Note 58 Crystal Considerations with Dallas Real Time Clocks
www.dalsemi.com Application Note 58 Crystal Considerations with Dallas Real Time Clocks Dallas Semiconductor offers a variety of real time clocks (RTCs). The majority of these are available either as integrated
More informationThe MOSFET Transistor
The MOSFET Transistor The basic active component on all silicon chips is the MOSFET Metal Oxide Semiconductor Field Effect Transistor Schematic symbol G Gate S Source D Drain The voltage on the gate controls
More informationApplication of network analyzer in measuring the performance functions of power supply
J Indian Inst Sci, July Aug 2006, 86, 315 325 Indian Institute of Science Application of network analyzer in measuring the performance functions of power supply B SWAMINATHAN* AND V RAMANARAYANAN Power
More informationCOMMON-SOURCE JFET AMPLIFIER
EXPERIMENT 04 Objectives: Theory: 1. To evaluate the common-source amplifier using the small signal equivalent model. 2. To learn what effects the voltage gain. A self-biased n-channel JFET with an AC
More informationDESIGNING high-performance analog circuits is becoming
2010 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 12, DECEMBER 1998 A High-Swing CMOS Telescopic Operational Amplifier Kush Gulati and Hae-Seung Lee, Fellow, IEEE Abstract A high-swing, high-performance
More informationZero voltage drop synthetic rectifier
Zero voltage drop synthetic rectifier Vratislav Michal Brno University of Technology, Dpt of Theoretical and Experimental Electrical Engineering Kolejní 4/2904, 612 00 Brno Czech Republic vratislav.michal@gmail.com,
More informationAn Efficient AC/DC Converter with Power Factor Correction
An Efficient AC/DC Converter with Power Factor Correction Suja C Rajappan 1, K. Sarabose 2, Neetha John 3 1,3 PG Scholar, Sri Shakthi Institute of Engineering & Technology, L&T Bypass Road, Coimbatore-62,
More information10 BIT s Current Mode Pipelined ADC
10 BIT s Current Mode Pipelined ADC K.BHARANI VLSI DEPARTMENT VIT UNIVERSITY VELLORE, INDIA kothareddybharani@yahoo.com P.JAYAKRISHNAN VLSI DEPARTMENT VIT UNIVERSITY VELLORE, INDIA pjayakrishnan@vit.ac.in
More informationUse and Application of Output Limiting Amplifiers (HFA1115, HFA1130, HFA1135)
Use and Application of Output Limiting Amplifiers (HFA111, HFA110, HFA11) Application Note November 1996 AN96 Introduction Amplifiers with internal voltage clamps, also known as limiting amplifiers, have
More informationTitle : Analog Circuit for Sound Localization Applications
Title : Analog Circuit for Sound Localization Applications Author s Name : Saurabh Kumar Tiwary Brett Diamond Andrea Okerholm Contact Author : Saurabh Kumar Tiwary A-51 Amberson Plaza 5030 Center Avenue
More informationAP331A XX G - 7. Lead Free G : Green. Packaging (Note 2)
Features General Description Wide supply Voltage range: 2.0V to 36V Single or dual supplies: ±1.0V to ±18V Very low supply current drain (0.4mA) independent of supply voltage Low input biasing current:
More information+5 V Powered RS-232/RS-422 Transceiver AD7306
a FEATURES RS- and RS- on One Chip Single + V Supply. F Capacitors Short Circuit Protection Excellent Noise Immunity Low Power BiCMOS Technology High Speed, Low Skew RS- Operation C to + C Operations APPLICATIONS
More informationDISCRETE SEMICONDUCTORS DATA SHEET. BLF244 VHF power MOS transistor
DISCRETE SEMICONDUCTORS DATA SHEET September 1992 FEATURES High power gain Low noise figure Easy power control Good thermal stability Withstands full load mismatch Gold metallization ensures excellent
More informationMemristor-Based Reactance-Less Oscillator
Memristor-Based Reactance-Less Oscillator M. Affan Zidan, Hesham Omran, A. G. Radwan and K. N. Salama In this letter, the first reactance-less oscillator is introduced. By using memristor, the oscillator
More informationPhysics 120 Lab 6: Field Effect Transistors - Ohmic region
Physics 120 Lab 6: Field Effect Transistors - Ohmic region The FET can be used in two extreme ways. One is as a voltage controlled resistance, in the so called "Ohmic" region, for which V DS < V GS - V
More informationHow To Make A Power Amplifier For A Mobile Phone
A PA for Mobile Terminals Supporting 9 Bands from 7 MHz to 2. GHz Multi-band PA Variable MN A PA for Mobile Terminals Supporting 9 Bands from 7 MHz to 2. GHz Commercially available mobile terminals currently
More informationSingle-Stage High Power Factor Flyback for LED Lighting
Application Note Stockton Wu AN012 May 2014 Single-Stage High Power Factor Flyback for LED Lighting Abstract The application note illustrates how the single-stage high power factor flyback converter uses
More informationLow Noise, Matched Dual PNP Transistor MAT03
a FEATURES Dual Matched PNP Transistor Low Offset Voltage: 100 V Max Low Noise: 1 nv/ Hz @ 1 khz Max High Gain: 100 Min High Gain Bandwidth: 190 MHz Typ Tight Gain Matching: 3% Max Excellent Logarithmic
More informationLecture 8 MOSFET(I) MOSFET I-V CHARACTERISTICS
Lecture 8 MOSFET(I) MOSFET I-V CHARACTERISTICS Outline 1. MOSFET: cross-section, layout, symbols 2. Qualitative operation 3. I-V characteristics Reading Assignment: Howe and Sodini, Chapter 4, Sections
More informationChapter 10 Advanced CMOS Circuits
Transmission Gates Chapter 10 Advanced CMOS Circuits NMOS Transmission Gate The active pull-up inverter circuit leads one to thinking about alternate uses of NMOS devices. Consider the circuit shown in
More informationApplication of Rail-to-Rail Operational Amplifiers
Application Report SLOA039A - December 1999 Application of Rail-to-Rail Operational Amplifiers Andreas Hahn Mixed Signal Products ABSTRACT This application report assists design engineers to understand
More informationLecture 30: Biasing MOSFET Amplifiers. MOSFET Current Mirrors.
Whites, EE 320 Lecture 30 Page 1 of 8 Lecture 30: Biasing MOSFET Amplifiers. MOSFET Current Mirrors. There are two different environments in which MOSFET amplifiers are found, (1) discrete circuits and
More informationLABORATORY 2 THE DIFFERENTIAL AMPLIFIER
LABORATORY 2 THE DIFFERENTIAL AMPLIFIER OBJECTIVES 1. To understand how to amplify weak (small) signals in the presence of noise. 1. To understand how a differential amplifier rejects noise and common
More informationAnalog Signal Conditioning
Analog Signal Conditioning Analog and Digital Electronics Electronics Digital Electronics Analog Electronics 2 Analog Electronics Analog Electronics Operational Amplifiers Transistors TRIAC 741 LF351 TL084
More informationUnderstanding Low Drop Out (LDO) Regulators
Understanding Low Drop Out (LDO) Regulators Michael Day, Texas Instruments ABSTRACT This paper provides a basic understanding of the dropout performance of a low dropout linear regulator (LDO). It shows
More informationLF442 Dual Low Power JFET Input Operational Amplifier
LF442 Dual Low Power JFET Input Operational Amplifier General Description The LF442 dual low power operational amplifiers provide many of the same AC characteristics as the industry standard LM1458 while
More informationSG2525A SG3525A REGULATING PULSE WIDTH MODULATORS
SG2525A SG3525A REGULATING PULSE WIDTH MODULATORS 8 TO 35 V OPERATION 5.1 V REFERENCE TRIMMED TO ± 1 % 100 Hz TO 500 KHz OSCILLATOR RANGE SEPARATE OSCILLATOR SYNC TERMINAL ADJUSTABLE DEADTIME CONTROL INTERNAL
More informationHow To Calculate The Power Gain Of An Opamp
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 8 p. 1/23 EE 42/100 Lecture 8: Op-Amps ELECTRONICS Rev C 2/8/2012 (9:54 AM) Prof. Ali M. Niknejad University of California, Berkeley
More informationTransistor amplifiers: Biasing and Small Signal Model
Transistor amplifiers: iasing and Small Signal Model Transistor amplifiers utilizing JT or FT are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly. Then, similar FT
More informationKeywords: input noise, output noise, step down converters, buck converters, MAX1653EVKit
Maxim > Design Support > Technical Documents > Tutorials > Power-Supply Circuits > APP 986 Keywords: input noise, output noise, step down converters, buck converters, MAX1653EVKit TUTORIAL 986 Input and
More informationISSCC 2003 / SESSION 13 / 40Gb/s COMMUNICATION ICS / PAPER 13.7
ISSCC 2003 / SESSION 13 / 40Gb/s COMMUNICATION ICS / PAPER 13.7 13.7 A 40Gb/s Clock and Data Recovery Circuit in 0.18µm CMOS Technology Jri Lee, Behzad Razavi University of California, Los Angeles, CA
More informationDesign and analysis of flip flops for low power clocking system
Design and analysis of flip flops for low power clocking system Gabariyala sabadini.c PG Scholar, VLSI design, Department of ECE,PSNA college of Engg and Tech, Dindigul,India. Jeya priyanka.p PG Scholar,
More informationTheory of Operation. Figure 1 illustrates a fan motor circuit used in an automobile application. The TPIC2101. 27.4 kω AREF.
In many applications, a key design goal is to minimize variations in power delivered to a load as the supply voltage varies. This application brief describes a simple DC brush motor control circuit using
More informationBridgeless PFC Implementation Using One Cycle Control Technique
Bridgeless PFC Implementation Using One Cycle Control Technique Bing Lu Center for Power Electronics Systems Virginia Polytechnic Institute and State University 674 Whittemore Hall Blacksburg, VA 24061
More informationOp Amp Circuit Collection
Op Amp Circuit Collection Note: National Semiconductor recommends replacing 2N2920 and 2N3728 matched pairs with LM394 in all application circuits. Section 1 Basic Circuits Inverting Amplifier Difference
More informationSupertex inc. HV256. 32-Channel High Voltage Amplifier Array HV256. Features. General Description. Applications. Typical Application Circuit
32-Channel High Voltage Amplifier Array Features 32 independent high voltage amplifiers 3V operating voltage 295V output voltage 2.2V/µs typical output slew rate Adjustable output current source limit
More informationIRF740 N-CHANNEL 400V - 0.46Ω - 10A TO-220 PowerMESH II MOSFET
N-CHANNEL 400V - 0.46Ω - 10A TO-220 PowerMESH II MOSFET TYPE V DSS R DS(on) I D IRF740 400 V < 0.55 Ω 10 A TYPICAL R DS (on) = 0.46Ω EXCEPTIONAL dv/dt CAPABILITY 100% AVALANCHE TESTED LOW GATE CHARGE VERY
More informationDESIGN CHALLENGES OF TECHNOLOGY SCALING
DESIGN CHALLENGES OF TECHNOLOGY SCALING IS PROCESS TECHNOLOGY MEETING THE GOALS PREDICTED BY SCALING THEORY? AN ANALYSIS OF MICROPROCESSOR PERFORMANCE, TRANSISTOR DENSITY, AND POWER TRENDS THROUGH SUCCESSIVE
More informationOp amp DC error characteristics and the effect on high-precision applications
Op amp DC error characteristics and the effect on high-precision applications Srudeep Patil, Member of Technical Staff, Maxim Integrated - January 01, 2014 This article discusses the DC limitations of
More informationCMOS, the Ideal Logic Family
CMOS, the Ideal Logic Family INTRODUCTION Let s talk about the characteristics of an ideal logic family. It should dissipate no power, have zero propagation delay, controlled rise and fall times, and have
More informationLM139/LM239/LM339/LM2901/LM3302 Low Power Low Offset Voltage Quad Comparators
Low Power Low Offset Voltage Quad Comparators General Description The LM139 series consists of four independent precision voltage comparators with an offset voltage specification as low as 2 mv max for
More informationPerformance Comparison of an Algorithmic Current- Mode ADC Implemented using Different Current Comparators
Performance Comparison of an Algorithmic Current- Mode ADC Implemented using Different Current Comparators Veepsa Bhatia Indira Gandhi Delhi Technical University for Women Delhi, India Neeta Pandey Delhi
More informationAgilent Balanced Measurement Example: Differential Amplifiers
Agilent Balanced Measurement Example: Differential Amplifiers Application Note 1373-7 Introduction Agilent Technologies has developed a solution that allows the most accurate method available for measuring
More informationBob York. Transistor Basics - MOSFETs
Bob York Transistor Basics - MOSFETs Transistors, Conceptually So far we have considered two-terminal devices that are described by a current-voltage relationship I=f(V Resistors: Capacitors: Inductors:
More informationPS323. Precision, Single-Supply SPST Analog Switch. Features. Description. Block Diagram, Pin Configuration, and Truth Table. Applications PS323 PS323
Features ÎÎLow On-Resistance (33-ohm typ.) Minimizes Distortion and Error Voltages ÎÎLow Glitching Reduces Step Errors in Sample-and-Holds. Charge Injection, 2pC typ. ÎÎSingle-Supply Operation (+2.5V to
More information