Any Media Over Any Network. July 14 th, 2015
|
|
|
- Franklin Curtis
- 9 years ago
- Views:
Transcription
1 Any Media Over Any Network July 14 th, 2015
2 The Megatrend: Any Media Over Any Network AGENDA Solutions for Any Media Over Any Network Strategic Partner of Choice for Broadcast and Pro A/V Page 2
3 The Megatrend: Any Media Over Any Network Any to Any Media Network Live News and Sports User/Social Content Massive Video Libraries Enterprise Home Cable Satellite OTT Over IP Page 3
4 Consumer Demand for Higher Quality Content Content Is King High Quality Content $ Advertisers Average Quality Content $ Consumer Page 4
5 It Cannot Be Done the Old Way Better Pixels More Pixels Faster Pixels 24hz/fps 120Hz/fps 60Hz/Fps Wider Color Gamut Higher Dynamic Range Deeper Color Depth SHV 8K UHD 4K New Way HDMI 21 FHD 1080P HD 720P Old Way HDMI 14 HDMI 20 DP 12 DP 13 SD DP 11 24G-SDI SDI HD-SDI 3D-SDI 12G-SDI 270 Mbps 15 Gbps 3 Gbps 12 Gbps 24 Gbps MSOs and Terrestrial OTT LIVE & VOD OVER BB or LTE Page 5
6 The Broadcast Facility Evolution to All IP Yesterday Today Future Traditional SDI Centric Hybrid All IP All Abstract CapEx Point-to-Point Connections FPGAs/SoCs Bridge the Gap OpEx Virtual Connections
7 Moving the Truck and Studio to the Cloud Broadcast Function Virtualization (BFV) Candidate Functions Contribution encoding (TICO, LLVC, VC-2) SMPTE 2022/2059 Transcoding (H265 / H264 / VP9) Video effects, processing Video and metadata analytics Distribution of produced content to the CDN and to consumer Page 7
8 It Starts with Xilinx ALL PROGRAMMABLE Connectivity SDx Video Processing Compression Image Processing Cloud Computing Next Gen Requirements All Programmable Solutions Connected Secure Software-Defined Virtualized Analytics Video Everywhere Audio, Video and Imaging Connectivity Design and Content Protection SDAccel and SDSoC Environments Cloud Accelerators, SDN Embedded Vision Transport and Processing of 4K and Beyond Page 8
9 Xilinx Announcements at NAB 2015 Xilinx Enables Any Media over Any Network with Suite of All Programmable Professional Video Solutions New cores for HDMI, DisplayPort, UHD-SDI New cores for 4K video processing New platforms for video processing and connectivity Xilinx Delivers Next Generation of Video over IP Connectivity to Address Emerging All IP-Based Networks Enhancements to support SMPTE ST , JPEG2000 New cores for Video over IP FEC, TICO & SMPTE ST 2059
10 The Megatrend: Any Media Over Any Network AGENDA Solutions for Any Media Over Any Network Strategic Partner of Choice for Broadcast and Pro A/V Page 10
11 Broadest Cost and Performance Optimized Portfolio Value Multi-channel 4K/8K Processing integration Video function integration HEVC, GPU, display pipeline 4K/8K Performance Multi-channel HD/4K Multi-channel HD/4K Multi-channel HD/4K Power efficiency Power efficiency Power efficiency Power efficiency Power efficiency Cost optimized with support up to 6Gbps video interfaces Transceiver optimization support up to 12G video interfaces Transceiver optimization support up to 12G video interfaces System optimization support up to 12G video interfaces Video system optimization support up to 12G video interfaces Artix-7 Kintex-7 Kintex UltraScale Zynq-7000 Zynq-MPSoC
12 Cost Broadcast and Pro A/V Silicon, Tools and IP Offering FPGAs SoCs Kintex UltraScale MPSoC+ Artix-7 Kintex-7 300MHz processing for 4Kp60 12G transceivers for UHD-SDI Low power leadership DDR3 performance at 1600Mbps for 4Kp MHz at > 90% utilization for 8Kp60 12G (-1) speed grade + ASIC clocking 25-45% lower power vs 28nm DDR4 performance at 2400Mbps Leading video portfolio 20nm Zynq 7000 Benefits of Artix-7 and Kintex-7 Integrated processing subsystem with tight coupling into high performance FPGA fabric 64-bit Quad-Core Cortex A53s Cortex R5 Real-Time Processors Mali-400MP GPU Hardened DisplayPort H265/264 Codecs UltraScale FPGA Logic 16nm Lowest cost 4K option Support for 6Gbps interfaces like HDMI 20 & DisplayPort Leading video portfolio 28nm Support HDMI 20, UHD-SDI, DisplayPort 12 with support for HDCP 28nm 28nm Performance Per Watt Broadest In-House IP Support: HDMI 20 - ST DisplayPort - UHD-SDI Page 12
13 Any Media Over Any Network - Connectivity DisplayPort 12 HDMI 14/20 UHD-SDI Xilinx LogiCORE IP TX and Rx MST, HDCP, Audio Xilinx LogiCORE IP TX and Rx HDCP, Audio Xilinx LogiCORE IP TX and Rx SD/HD/3G/6G/12G-SDI
14 Xilinx DisplayPort Solutions LogicCore Feature Set Full Featured RX and TX link and stream policy makers Hot Plug Detect and Aux channel Auto lane rate and width negotiation Support for 167, 27 and 54Gbps 1,2 and 4 lanes Reference design with HDCP 13 RGB and YCbCr 444, 422 support DPCD and EDID Up to 8-ch audio SST and MST support (up to 4 independent streams) Support for Kintex, Artix, Virtex, Kintex UltraScale and Zynq All Programmable SoC DisplayPort Source (TX) Needs no external components DP Redriver (TI DP130) is recommended if driving long cables DisplayPort Sink (RX) DP Retimer (TI s DP159 in X-mode) is recommended for implementing robust DisplayPort Rx DP Retimer reclocks data eliminating accumulated timing jitter Xilinx DP Tx to Xilinx DP Rx use case needs no external components
15 Xilinx HDMI Solutions LogicCore Feature Set HDMI 14/20, up to 60 fps Video formats RGB 4:4:4, YUV 4:4:4, 4:2:2, 4:2:0 8-ch audio Data Display Channel (DDC) Status and control data channel (SCDC) Hot plug / EDID Dual View and Multi-stream audio support AXI4-S interface support Reference design of TX/RX loop provided, including software driver Tx use external level shifter for TMDS signaling Support for Kintex, Artix, Virtex, Kintex UltraScale and Zynq All Programmable SoC New HDMI 20 FMC to support 4K inrevium TB-FMCH-HDMI4K 2x HDMI 20 connectors 1x HDMI4K Source 1x HDMI4K Sink Stackable FMC supports additional TB-FMCH- HDMI4K Available now
16 2020 Olympics in Japan SMPTE 32NF70 UHD-SDI Standards Timeline 200Gb/s 24Gb/s 12Gb/s 6Gb/s Page 16
17 Xilinx UHD-SDI Solutions Implementing SDI on Xilinx FPGAs UHD-SDI LogicCore Supports SD, HD, 3G, 6G and 12G SDI data rates RX and TX 7-Series GTX, UltraScale GTH Support for Kintex, Virtex, Kintex UltraScale and Zynq All Programmable SoC Board guidelines RX on board uses external SDI cable equalizer TX on board uses SDI cable driver AC coupling between GTs Cable drivers/eq New 12G SDI FMC to support 4K Inrevium TB-FMCH-12GSDI 6x 75Ω HD-BNC connectors 1x 12G-SDI input, 1x 12G-SDI output 3x 12G-SDI in/out, 1x Video Sync input Stackable FMC supports additional TB-FMCH- 12GSDI Available now All SDI cores & ref designs are free of charge from Xilinx
18 Xilinx UHD-SDI Logic-Core Feature Set UHD-SDI RX Per line Error Checking using CRC ( EDH for SD-SDI only) Line number extraction Extracts ST 352 payload IDs Automatic rate and video format detection, including level A and level B detection in 3G-SDI mode Automatic detection of number of elementary streams in 6G/12G Extraction EAV, SAV and TRS UHD-SDI TX Optional gen of CRC for error checking ( EDH for SD-SDI) Optional Line number gen and insertion Optional insertions of ST352 payload IDs Supports 1, 2,4,8, 16 data streams muxing Automatic sync bit insertion Hooks to allow ancillary data insertion
19 Xilinx IP for SMPTE ST 2022 SMPTE ST ,6,7 SMPTE ST ,2,7 Video over IP FEC Supports multiple SD/HD/3G-SDI channels Eg 6x HD-SDI or 3x 3G-SDI Automatic SDI format recognition Hitless/seamless switch protection Supports multiple channels of compressed streams Up to 16 TS channels ASI or TS inputs supported Hitless/seamless switch protection Supports multiple channels of compressed streams Eg 512 TS channels IP-in to IP-out supported Hitless/seamless switch protection Common feature set with support for: Per stream basis Forward Error Correction (FEC) Supports Level A and Level B FEC operations Supports block-aligned and non block-aligned FEC operations Dynamic switching of L and D values in FEC matrix over AXI4-Lite interface Supports Virtual Local Area Network (VLAN) AXI4-Stream data interfaces and AXI4-Lite control interface User configurable Ethernet, IP, UDP and RTP headers over AXI4-Lite interface Configurable channel selection based on IP source address, UDP destination port, and RTP SSRC identifier over AXI4-Lite interface Supports SD-SDI, HD-SDI, 3G-SDI Level-A and B Note that cores do not support system level functions such as: IPv6 PCR Transport Stream (TS) Jitter Packet buffering IGMP2/IGMP3 Full clock recovery schemes Page 19
20 ST ST 2022 Demo Scope SDI SDI Black KC705 + SDI KC705 + HDMI SDI2A SDI2A 3G-SDI Video Source Monitor GbE 10GbE GbE USB Laptop Ethernet Switch GbE IEEE1588 Grand Master Demo at NAB! GbE
21 Any Media Over Any Network - Processing RTVE PCIe Video DMA Controller Omnitek IP core and Xilinx ref design Scaler, deinterlacer, overlay Multichannel up to 4K 60hz Omnitek IP core optimized for video Ingest/generate streams up to 4K Up to PCIe Gen 3
22 Any Media Over Any Network - Codecs TICO with IntoPIX HEVC with NGCodec intopix IP core for light compression HDMI 20 <> HDMI 14 12G-SDI <> 3G-SDI NGCodec IP for HEVC I-frame Broadcast quality encoding Support 4K and mobile transmission
23 Media Formatter Any Media over Any Network SD/HD/3G 6G/12G SDI SD/HD/3G 6G/12G SDI SD/HD/3G 6G/12G SDI DisplayPort 12 / 13 Deinterlacing Scaling OSD JPEG2000 H264 HEVC DSC 10/20 TICO AES67 ST ,6 10G AVB RFC 4175 Proprietary ST ,2 RFC G AVB Proprietary FEC Seamless Switching (Hitless) ST Seamless Switching (Hitless) ST GbE 10GbE 1GbE 1GbE 25GbE 40GbE 50GbE 100GbE 400GbE HDMI 20 DDR 3/4 Memory Controller ST 2059 IEEE 1588 Page 23
24 Tools and Methodologies to Accelerate BFV PCIe Video DMA Vivado HLS Vivado IPI Programmable Abstraction IP Subsystems SDAccel SDSoC
25 The Megatrend: Any Media Over Any Network AGENDA Solutions for Any Media Over Any Network Strategic Partner of Choice for Broadcast and Pro A/V Page 25
26 Proven Silicon Technology Leadership 16nm Complements 20nm with multi-processing SoC with video-centric functions, 3D-on-3D, memory Vivado/SDx 20nm Complements 28nm for new high-performance architectures Vivado/SDx 28nm Long Life with optimal price/performance/watt, SoC and 3D IC integrations, 64% market share at 28nm Concurrent Nodes with FPGAs, SoCs, and 3D ICs Page 26
27 Helping You Be More Productive
28 Accelerating Your Design Cycles
29 From silicon to solutions IP & Software IP & Software IP Time Future Platform
30 Video Partner of Choice
HDMI 2.0 Implementation on Kintex UltraScale FPGA GTH Transceivers
XAPP1275 (v1.0) January 27, 2016 Application Note: Kintex UltraScale Family HDMI 2.0 Implementation on Kintex UltraScale FPGA GTH Transceivers Authors: Gilbert Magnaye and Marco Groeneveld Summary This
Extending the Power of FPGAs. Salil Raje, Xilinx
Extending the Power of FPGAs Salil Raje, Xilinx Extending the Power of FPGAs The Journey has Begun Salil Raje Xilinx Corporate Vice President Software and IP Products Development Agenda The Evolution of
2015 Investor and Analyst Day
2015 Investor and Analyst Day Forward-Looking Statements During the course of this presentation, we may provide projections or other forward-looking statements regarding future events and/or future financial
BROADCAST SMPTE ST 2059. Introduction
BROADCAST SMPTE ST 2059 Timing Synchronization through SMPTE ST 2059 Introduction SMPTE ST 2059 is a standard defining a mechanism for the deterministic generation of timing (signals) for video and audio
The Broadcaster s Guide to SMPTE 2022: Applications in Video Contribution and Distribution
WHITE PAPER www.artel.com An Employee Owned Company October 2014 The Broadcaster s Guide to SMPTE 2022: Applications in Video Contribution and Distribution EXECUTIVE SUMMARY SMPTE 2022 is a standard way
White Paper Streaming Multichannel Uncompressed Video in the Broadcast Environment
White Paper Multichannel Uncompressed in the Broadcast Environment Designing video equipment for streaming multiple uncompressed video signals is a new challenge, especially with the demand for high-definition
Datasheet EdgeVision
Datasheet Multichannel Quality of Experience Monitoring Stay in control with customizable monitoring and interfaces. offers richly featured, Quality of Experience (QoE) monitoring across an entire network
Building Content Distribution Platforms over Flexible Optical Networks
Building Content Distribution Platforms over Flexible Optical Networks Paul Wright (BT) [email protected] Daniel King (Lancaster University) [email protected] Broadcaster Industry Trends Delivery
PCI Express: The Evolution to 8.0 GT/s. Navraj Nandra, Director of Marketing Mixed-Signal and Analog IP, Synopsys
PCI Express: The Evolution to 8.0 GT/s Navraj Nandra, Director of Marketing Mixed-Signal and Analog IP, Synopsys PCIe Enterprise Computing Market Transition From Gen2 to Gen3 Total PCIe instances. 2009
Dual Channel Universal HD/SD Audio/Video Frame Synchronizer and Format Converter
C O N V E R T Dual Channel Universal HD/SD / Frame Synchronizer and Format Converter B e c a u s e i t m a t t e r s. Dual Independent 3G/HD/SD Up/Down/Cross Frame Synchronizers, along with Dual 16 Channel
Installation and Operation Manual Blackmagic Converters. Mac OS X Windows
Installation and Operation Manual Blackmagic Converters Mac OS X Windows October 2014 Welcome Thank you for purchasing Blackmagic Converters for your production needs. Blackmagic Mini Converters, Mini
Multi Stream Transport (MST) Hub CSV-5200
Multi Stream Transport (MST) Hub CSV-5200 1 of 5 Introduction The DisplayPort (DP) Multi-Stream Hub which appears one DP1.2 (HBR2) input and multiple dual mode DP outputs for supporting multi-monitors
3Gb/s SDI for Transport of 1080p50/60, 3D, UHDTV1 / 4k and Beyond Part 1 - Standards 2013 SMPTE
3Gb/s SDI for Transport of 1080p50/60, 3D, UHDTV1 / 4k and Beyond Part 1 - Standards Your Host Joel E. Welch Director of Professional Development SMPTE 2 2013 SMPTE PDA All Rights Reserved www.smpte.org
Dual-Link and 3G Overview
There has been some confusion in the industry related to the terminology of Dual-Link and 3G. Below is an overview of the proper terminology as we use it in AJA documentation and also some examples of
Why 25GE is the Best Choice for Data Centers
Why 25GE is the Best Choice for Data Centers Gilles Garcia Xilinx Director Wired Communication Business Santa Clara, CA USA April 2015 1 Outline - update Data center drivers Why 25GE The need for 25GE
Compact SDI Routers KUMO 1604 KUMO 1616 KUMO CP
Compact SDI Routers 1616 KUMO 1604 KUMO 1616 KUMO CP KUMO Compact SDI Routers Compact SDI Routers NEW 1616 Rear Panel 1604 Rear Panel KUMO compact SDI routers are small and cost-effective, yet robust and
HANIC 100G: Hardware accelerator for 100 Gbps network traffic monitoring
CESNET Technical Report 2/2014 HANIC 100G: Hardware accelerator for 100 Gbps network traffic monitoring VIKTOR PUš, LUKÁš KEKELY, MARTIN ŠPINLER, VÁCLAV HUMMEL, JAN PALIČKA Received 3. 10. 2014 Abstract
LogiCORE IP AXI Performance Monitor v2.00.a
LogiCORE IP AXI Performance Monitor v2.00.a Product Guide Table of Contents IP Facts Chapter 1: Overview Target Technology................................................................. 9 Applications......................................................................
How To Make A Car A Car Into A Car With A Car Stereo And A Car Monitor
Designing 1000BASE-T1 Into Automotive Architectures Alexander E Tan Ethernet PHY and Automotive PLM [email protected] Ethernet IP & Automotive Tech Day October 23 & 24th, 2014 Agenda What Does 1000BASE-T1
STDP2690. Advanced DisplayPort to DisplayPort (dual mode) converter. Features. Applications
Advanced DisplayPort to DisplayPort (dual mode) converter Data brief Features DisplayPort dual-mode transmitter DP 1.2a compliant Link rate HBR2/HBR/RBR 1, 2, or 4 lanes AUX CH 1 Mbps Supports edp operation
Installation and Operation Manual Blackmagic Converters. Mac OS X Windows
Installation and Operation Manual Blackmagic Converters Mac OS X Windows July 2015 2 Welcome Thank you for purchasing Blackmagic Converters for your production needs. Blackmagic Mini Converters, Mini Converter
COMPUTING. SharpStreamer Platform. 1U Video Transcode Acceleration Appliance
COMPUTING Preliminary Data Sheet SharpStreamer Platform 1U Video Transcode Acceleration Appliance The SharpStreamer 1U Platform enables high density voice and video processing in a 1U rack server appliance
The Picture must be Clear. IPTV Quality of Experience
The Picture must be Clear IPTV Quality of Experience 1 Video-over-IP vs IPTV? Video-over-IP A technology for moving video from A to B How about: Video-over-wire? Video-over-UHF? Video-over-Satellite? Can
Getting Started with the Xilinx Zynq- 7000 All Programmable SoC Mini-ITX Development Kit
Getting Started with the Xilinx Zynq- 7000 All Programmable SoC Mini-ITX Development Kit Table of Contents ABOUT THIS GUIDE... 3 ADDITIONAL DOCUMENTATION... 3 ADDITIONAL SUPPORT RESOURCES... 3 INTRODUCTION...
High-Speed SERDES Interfaces In High Value FPGAs
High-Speed SERDES Interfaces In High Value FPGAs February 2009 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 High-Speed SERDES
STDP4328. DisplayPort 1.2a concentrator. Features. Applications
DisplayPort 1.2a concentrator Data brief Features DisplayPort dual mode receiver Two receiver ports DP 1.2a compliant Link rate HBR2/HBR/RBR SST or MST (up to eight streams) 1, 2, or 4 lanes AUX CH 1 Mbps
STDP2600. Advanced HDMI to DisplayPort (dual mode) converter. Features. Applications
Advanced HDMI to DisplayPort (dual mode) converter Data brief Features DisplayPort (dual mode) transmitter DP 1.2a compliant Link rate HBR2/HBR/RBR 1, 2, or 4 lanes AUX CH 1 Mbps Supports edp operation
4Kp60 H.265/HEVC Glass-to-Glass Real-Time Encoder Reference Design
White Paper 4Kp60 H.265/HEVC Glass-to-Glass Real-Time Encoder Reference Design By Dr. Greg Mirsky, VP Product Development and Valery Gordeev, Director, Application Development January 12, 2015 Vanguard
XILINX BROADCAST PLATFORMS: ENGINEERING
Broadcast FUELING THE CONVERGENCE OF BROADCAST AND IP NETWORKS FOR COST-EFFECTIVELY DELIVERING VIDEO XILINX BROADCAST PLATFORMS: ENGINEERING INNOVATION FOR Anytime, anywhere VIDEO Broadcast Industry Challenges
Eli Levi Eli Levi holds B.Sc.EE from the Technion.Working as field application engineer for Systematics, Specializing in HDL design with MATLAB and
Eli Levi Eli Levi holds B.Sc.EE from the Technion.Working as field application engineer for Systematics, Specializing in HDL design with MATLAB and Simulink targeting ASIC/FGPA. Previously Worked as logic
Nutaq. PicoDigitizer 125-Series 16 or 32 Channels, 125 MSPS, FPGA-Based DAQ Solution PRODUCT SHEET. nutaq.com MONTREAL QUEBEC
Nutaq PicoDigitizer 125-Series 16 or 32 Channels, 125 MSPS, FPGA-Based DAQ Solution PRODUCT SHEET QUEBEC I MONTREAL I N E W YO R K I nutaq.com Nutaq PicoDigitizer 125-Series The PicoDigitizer 125-Series
Converters for Desktop Product Line Catalog April 2011
C O N V E R T Converters for Desktop Product Line Catalog April 2011 B e c a u s e i t m a t t e r s. Table of Contents DWP 110V Power Supply 2 DWP-U Universal Power Supply 2 GEN10 HD/SD Sync Generator
DisplayPort Technical Overview
DisplayPort Technical Overview IEEE International Conference on Consumer Electronics (ICCE) Advances & Challenges in HD Interconnects January 10, 2011 Las Vegas Craig Wiley Sr. Director of Marketing of
UHD-SDI Standards Overview Towards a Hierarchy of SDI data Rates. John Hudson Semtech Corporation Gennum Products Group
UHD-SDI Standards Overview Towards a Hierarchy of SDI data Rates John Hudson Semtech Corporation Gennum Products Group UHD IT S HERE IT S GREAT..but what is it? UHD = HR+HFR+HDR HR (High Resolution) -
STDP4320. DisplayPort 1.2a splitter. Features. Applications
DisplayPort 1.2a splitter Data brief Features DisplayPort dual mode receiver DP 1.2a compliant Link rate HBR2/HBR/RBR SST or MST (up to eight streams) 1, 2, or 4 lanes AUX CH 1 Mbps HPD out HDMI/DVI operation
Zynq SATA Storage Extension (Zynq SSE) - NAS. Technical Brief 20140501 from Missing Link Electronics:
Technical Brief 20140501 from Missing Link Electronics: Zynq SSE for Network-Attached Storage for the Avnet Mini-ITX For the evaluation of Zynq SSE MLE supports two separate hardware platforms: The Avnet
DENSITÉ SERIES XVP-3901
up down cross Simultaneous 3G/HD & SD outputs audio fiber Rethink what s possible with one card DENSITÉ SERIES XVP-3901 3Gbps/hd/sd UNIVERSAL video & audio processor DENSITÉ SERIES XVP-3901 3Gbps/HD/SD
Video Compression Trends & OUTLOOK. Andreas Pentrelli Solution Consultant
Video Compression Trends & OUTLOOK Andreas Pentrelli Solution Consultant Subscriber's View All from one provider Triple Play TV - Linear TV / VOD, Telephone, High Speed Internet One household, multi screens
AES/EBU Audio Input 4x AES/EBU pairs on DB-25 for 8 audio channels. Sample rate converted. Pinout compatible with
Product Technical Specifications Teranex 2D Processor Perfect for regular conversions as well as capture and playback. Get SD/HD and 3 Gb/s SDI, HDMI and analog in and out, 8 channel AES/EBU, 4 channel
B e c a u s e i t m a t t e r s.
Compact SDI routers. B e c a u s e i t m a t t e r s. Compact SDI routers. Compact, robust and built for critical production environments, KUMO SDI routers offer flexibility and quality that exceeds SMPTE
TOWARDS ALL-IP STUDIO
TOWARDS ALL-IP STUDIO IS THIS THE END OF SDI? FÉLIX POULIN [email protected] 19 NOVEMBER 2013 SMPTE MONTRÉAL THE EUROPEAN BROADCASTING UNION Alliance of 74 Members in 56 Countries 35 Associate Members in 21
Easy H.264 video streaming with Freescale's i.mx27 and Linux
Libre Software Meeting 2009 Easy H.264 video streaming with Freescale's i.mx27 and Linux July 8th 2009 LSM, Nantes: Easy H.264 video streaming with i.mx27 and Linux 1 Presentation plan 1) i.mx27 & H.264
Open Flow Controller and Switch Datasheet
Open Flow Controller and Switch Datasheet California State University Chico Alan Braithwaite Spring 2013 Block Diagram Figure 1. High Level Block Diagram The project will consist of a network development
AXI Performance Monitor v5.0
AXI Performance Monitor v5.0 LogiCORE IP Product Guide Vivado Design Suite Table of Contents IP Facts Chapter 1: Overview Advanced Mode...................................................................
NVIDIA GeForce GTX 580 GPU Datasheet
NVIDIA GeForce GTX 580 GPU Datasheet NVIDIA GeForce GTX 580 GPU Datasheet 3D Graphics Full Microsoft DirectX 11 Shader Model 5.0 support: o NVIDIA PolyMorph Engine with distributed HW tessellation engines
ImagePRO-II. All-in-one video scaler, scan converter and switcher. Why ImagePRO-II?
ImagePRO-II All-in-one video scaler, scan converter and switcher Why ImagePRO-II? Best-in-class scaling Low latency Best ROI for your rental inventory Fastest source acquisition Familiar user interface
7a. System-on-chip design and prototyping platforms
7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit
-- E-Book from KenCast, Inc. -- How-to build a Portable Production Studio, for Live Streaming Coverage of Events
-- E-Book from KenCast, Inc. -- How-to build a Portable Production Studio, for Live Streaming Coverage of Events Become a Producer. Start you own mobile video business with a portable production studio
SABRE Lite Development Kit
SABRE Lite Development Kit Freescale i.mx 6Quad ARM Cortex A9 processor at 1GHz per core 1GByte of 64-bit wide DDR3 @ 532MHz UART, USB, Ethernet, CAN, SATA, SD, JTAG, I2C Three Display Ports (RGB, LVDS
FPGA Acceleration using OpenCL & PCIe Accelerators MEW 25
FPGA Acceleration using OpenCL & PCIe Accelerators MEW 25 December 2014 FPGAs in the news» Catapult» Accelerate BING» 2x search acceleration:» ½ the number of servers»
All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule
All Programmable Logic Hans-Joachim Gelke Institute of Embedded Systems Institute of Embedded Systems 31 Assistants 10 Professors 7 Technical Employees 2 Secretaries www.ines.zhaw.ch Research: Education:
Video display interfaces
White Paper Video display interfaces Within the last few years, a number of new and competing video display interfaces have emerged. While each claims to have unique benefits, there is some overlap. This
Video Monitoring and Log System
HDCS-2U06-S 2U Rack-Mounted 6 SDI Channel H.264 Real-Time Video Serve HDCS-2U06-S Series HDC-502E 2CH SDI HW Compression Card H.264 MPEG-4/AVC Full HD 1080 SDI 32/64 bit Features SDI 1080p 60fps real time
ULTRA HIGH DEFINITION TV OVER IP NETWORKS
Q2 2014 ULTRA HIGH DEFINITION TV OVER IP NETWORKS FELIX POULIN, EBU THOMAS KERNEN, CISCO and ADI KOUADIO, EBU ABSTRACT The audiovisual media production industry is investigating the possibility of migrating
Features. Applications. STDP4320 DisplayPort 1.2a splitter Rev 5
DisplayPort 1.2a splitter Rev 5 Data brief Features DisplayPort dual mode receiver DP 1.2a compliant Link rate HBR2/HBR/RBR SST or MST (up to eight streams) 1, 2, or 4 lanes AUX CH 1 Mbps HPD out HDMI/DVI
Using Network Virtualization to Scale Data Centers
Using Network Virtualization to Scale Data Centers Synopsys Santa Clara, CA USA November 2014 1 About Synopsys FY 2014 (Target) $2.055-2.065B* 9,225 Employees ~4,911 Masters / PhD Degrees ~2,248 Patents
White Paper Video Surveillance Implementation Using FPGAs
White Paper Surveillance Implementation Using s Introduction Currently, the video surveillance industry uses analog CCTV cameras and interfaces as the basis of surveillance systems. These system components
MRS-MV. Module Multi-viewer& Router Large display ystem. Key Features
MRS-MV Module Multi-viewer& Router Large display ystem Multi-format input combination selectable freely Up to 128 inputs,and three kinds of input cards: CVBS/SDI, 3G/HD/SD /CVBS, and HDMI input card Any
Portable Video Audio I/O Interface. Quality in a Box. For Mac/PC.
E D I T Portable Video Audio I/O Interface. Quality in a Box. For Mac/PC. B e c a u s e i t m a t t e r s. Introduction Io Express is the perfect Mac or PC interface for anyone who needs a quality portable
VESA DisplayPort Marketing Guidelines
VESA DisplayPort Marketing Guidelines - DisplayPort Logo Use - - Promotion of Optional DisplayPort Features - Version 1.1 5/15/2013 Table of Contents Purpose of the DisplayPort Marketing Guidelines Page
An architecture for the delivery. of DVB services over IP networks Rennes, January 2007 INTRODUCTION DIGITAL VIDEO TRANSPORT
An architecture for the delivery Datasheet User guide White paper þ of DVB services over IP networks Rennes, January 2007 INTRODUCTION Present paper proposes to look around technologies used today for
User Guide 980 HDMI Protocol Analyzer
User Guide 980 HDMI Protocol Analyzer Gen 3 System Rev: C6 Page 1 February 7, 2013 Table of Contents 1 About the 980 HDMI Protocol Analyzer 5 1.1 What makes the 980 HDMI Protocol Analyzer Unique? 5 1.2
Xilinx 7 Series FPGA Power Benchmark Design Summary May 2015
Xilinx 7 Series FPGA Power Benchmark Design Summary May 15 Application-centric Benchmarking Process 1G Packet Processor OTN Muxponder ASIC Emulation Wireless Radio & Satellite Modem Edge QAM AVB Switcher
Application Note SigC667x-64 Cards Power and Thermal Evaluation
SigC667x-64 Cards Power and Thermal Evaluation Contents Copyright Signalogic Inc. Rev A3, By Harshal Patel (July, 2015) 1. Introduction...2 2. Power Consumption Test...2 2.1 Overview...2 2.2 Notes...3
Tessera LED Video Processing System
Tessera LED Video Processing System Tessera LED Video Processing System A state of the art video processing system for LED panels delivering industry leading performance LED Panels DMX-512 Remote Control
DisplayPort v1.3 Feature Summary. Sept 18, 2014
DisplayPort v1.3 Feature Summary Sept 18, 2014 DisplayPort 1.3 Summary The VESA DisplayPort Standard, Version 1.3, was released on Sept 15, 2015 Replaces DisplayPort Version 1.2a for new designs Backward
AVP 4000. SW9.5 07-2013-v2
AVP 4000 In a fast changing, highly competitive market, media organisations need encoding solutions that deliver high quality, high reliability and operational flexibility. The number of channels continues
Cloud-Based Apps Drive the Need for Frequency-Flexible Clock Generators in Converged Data Center Networks
Cloud-Based Apps Drive the Need for Frequency-Flexible Generators in Converged Data Center Networks Introduction By Phil Callahan, Senior Marketing Manager, Timing Products, Silicon Labs Skyrocketing network
FPGA Manager PCIe, USB 3.0 and Ethernet
FPGA Manager PCIe, USB 3.0 and Ethernet Streaming, made simple. Embedded Computing Conference 2014 Marc Oberholzer Enclustra GmbH Content Enclustra Company Profile FPGA Design Center FPGA Solution Center
Seeking Opportunities for Hardware Acceleration in Big Data Analytics
Seeking Opportunities for Hardware Acceleration in Big Data Analytics Paul Chow High-Performance Reconfigurable Computing Group Department of Electrical and Computer Engineering University of Toronto Who
QuickSpecs. NVIDIA Quadro M6000 12GB Graphics INTRODUCTION. NVIDIA Quadro M6000 12GB Graphics. Overview
Overview L2K02AA INTRODUCTION Push the frontier of graphics processing with the new NVIDIA Quadro M6000 12GB graphics card. The Quadro M6000 features the top of the line member of the latest NVIDIA Maxwell-based
High-performance vswitch of the user, by the user, for the user
A bird in cloud High-performance vswitch of the user, by the user, for the user Yoshihiro Nakajima, Wataru Ishida, Tomonori Fujita, Takahashi Hirokazu, Tomoya Hibi, Hitoshi Matsutahi, Katsuhiro Shimano
PCI-SIG ENGINEERING CHANGE NOTICE
PCI-SIG ENGINEERING CHANGE NOTICE TITLE: Separate Refclk Independent SSC Architecture (SRIS) DATE: Updated 10 January 013 AFFECTED DOCUMENT: PCI Express Base Spec. Rev. 3.0 SPONSOR: Intel, HP, AMD Part
FPGA Accelerator Virtualization in an OpenPOWER cloud. Fei Chen, Yonghua Lin IBM China Research Lab
FPGA Accelerator Virtualization in an OpenPOWER cloud Fei Chen, Yonghua Lin IBM China Research Lab Trend of Acceleration Technology Acceleration in Cloud is Taking Off Used FPGA to accelerate Bing search
Implementing a Multirate Uncompressed Video Interface for Broadcast Applications
Implementing a Multirate Uncompressed Video Interface for Broadcast Applications WP-01099-1.1 White Paper As high definition is established as the de facto standard for video broadcast around the world,
Contents. Connection Guide. What is Dante?... 2. Connections... 4. Network Set Up... 6. System Examples... 9. Copyright 2015 ROLAND CORPORATION
Contents What is Dante?............................................. 2 Outline.................................................. 2 Fundamental............................................ 3 Required Network
VPX Implementation Serves Shipboard Search and Track Needs
VPX Implementation Serves Shipboard Search and Track Needs By: Thierry Wastiaux, Senior Vice President Interface Concept Defending against anti-ship missiles is a problem for which high-performance computing
General Pipeline System Setup Information
Product Sheet General Pipeline Information Because of Pipeline s unique network attached architecture it is important to understand each component of a Pipeline system in order to create a system that
System Performance Analysis of an All Programmable SoC
XAPP1219 (v1.1) November 5, 2015 Application Note: Zynq-7000 AP SoC System Performance Analysis of an All Programmable SoC Author: Forrest Pickett Summary This application note educates users on the evaluation,
Licitación Compra Sistema Flyaway Satelital Pliego Técnico
ARSAT Licitación Compra Sistema Flyaway Satelital Pliego Técnico Página 1/11 ARSAT Technical Requirements Description; Procurement Satellite Flyaway System Estación Terrena Benavidez Buenos Aires Argentina
Implementing Closed Captioning for DTV
GRAHAM JONES National Association of Broadcasters Washington, DC ABSTRACT The Federal Communications Commission (FCC) rules impose obligations on broadcasters for captioning of digital television (DTV)
Extenders and Converters
easyport Multiport converter and extenders A practical solution to switch, transcode, convert and extend signals over copper or fiber optics PESA's easyport boxes are multi-format converters that provide
Getting the most TCP/IP from your Embedded Processor
Getting the most TCP/IP from your Embedded Processor Overview Introduction to TCP/IP Protocol Suite Embedded TCP/IP Applications TCP Termination Challenges TCP Acceleration Techniques 2 Getting the most
4UHD. SDX-8x8. Flexible and comprehensive professional Digital Modular Matrix (DMM) for Commercial, Education and Residential
SDX-8x8 Flexible and comprehensive professional Digital Modular Matrix (DMM) for Commercial, Education and Residential K 4UHD The Smart-e SDX-8x8 features The SDX-8x8 is a professional flexible Digital
Networking Virtualization Using FPGAs
Networking Virtualization Using FPGAs Russell Tessier, Deepak Unnikrishnan, Dong Yin, and Lixin Gao Reconfigurable Computing Group Department of Electrical and Computer Engineering University of Massachusetts,
How To Use An Amd Ramfire R7 With A 4Gb Memory Card With A 2Gb Memory Chip With A 3D Graphics Card With An 8Gb Card With 2Gb Graphics Card (With 2D) And A 2D Video Card With
SAPPHIRE R9 270X 4GB GDDR5 WITH BOOST & OC Specification Display Support Output GPU Video Memory Dimension Software Accessory 3 x Maximum Display Monitor(s) support 1 x HDMI (with 3D) 1 x DisplayPort 1.2
7 Series FPGA Overview
7 Series FPGA Overview 7 Series FPGA Families Maximum Capability Lowest Power and Cost Industry s Best Price/Performance Industry s Highest System Performance Logic Cells Block RAM DSP Slices Peak DSP
PackeTV Mobile. http://www.vsicam.com. http://www.linkedin.com/company/visionary- solutions- inc. http://www.facebook.com/vsiptv
PackeTV Mobile Delivering HLS Video to Mobile Devices White Paper Created by Visionary Solutions, Inc. July, 2013 http://www.vsicam.com http://www.linkedin.com/company/visionary- solutions- inc. http://www.facebook.com/vsiptv
HDMI to 3G-SDI Converter Quick Installation Guide
Introduction HDMI to 3G-SDI Converter Quick Installation Guide The HDMI to 3G-SDI Converter allows you to broadcast HDMI signals from one source to two 3G-SDI outputs. Key Features and Benefits Replicates
The next generation of display wall processors has arrived.
The next generation of display wall processors has arrived. Fusion Catalyst The New Standard in Display Wall Processors The Fusion Catalyst family of display wall processors ushers in a new era of performance
Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen. Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik
Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik Contents Überblick: Aufbau moderner FPGA Einblick: Eigenschaften
Livestream Studio. Release Notes & New Features!!! For use with Livestream Studio version 3.0.0. Published on April 13, 2015
Livestream Studio! Release Notes & New Features!!! For use with Livestream Studio version 3.0.0! Published on April 13, 2015 Table of Contents 1. Release notes 2. 4K/UHD and low definition project formats
Using FPGAs to Design Gigabit Serial Backplanes. April 17, 2002
Using FPGAs to Design Gigabit Serial Backplanes April 17, 2002 Outline System Design Trends Serial Backplanes Architectures Building Serial Backplanes with FPGAs A1-2 Key System Design Trends Need for.
Corporate Presentation
Corporate Presentation The Company Norwegian Company, founded January 2010 Headquarters in Oslo Local presence across Europe Industry experienced professionals OEM Partnership with and Oslo Headquarters
10/100/1000 Ethernet MAC with Protocol Acceleration MAC-NET Core
1 Introduction The implements, in conjunction with a triple speed 10/100/1000 MAC, Layer 3 network acceleration functions, which are designed to accelerate the processing of various common networking protocols
Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com
Best Practises for LabVIEW FPGA Design Flow 1 Agenda Overall Application Design Flow Host, Real-Time and FPGA LabVIEW FPGA Architecture Development FPGA Design Flow Common FPGA Architectures Testing and
10/100/1000Mbps Ethernet MAC with Protocol Acceleration MAC-NET Core with Avalon Interface
1 Introduction Ethernet is available in different speeds (10/100/1000 and 10000Mbps) and provides connectivity to meet a wide range of needs from desktop to switches. MorethanIP IP solutions provide a
FPGA-Accelerated Heterogeneous Hyperscale Server Architecture for Next-Generation Compute Clusters
FPGA-Accelerated Heterogeneous Hyperscale Server Architecture for Next-Generation Clusters Rene Griessl, Peykanu Meysam, Jens Hagemeyer, Mario Porrmann Bielefeld University, Germany Stefan Krupop, Micha
