On the Use of Strong BCH Codes for Improving Multilevel NAND Flash Memory Storage Capacity
|
|
- Grace Harrell
- 8 years ago
- Views:
Transcription
1 On the Use of Strong BCH Codes for Improving Multilevel NAND Flash Memory Storage Capacity Fei Sun, Ken Rose, and Tong Zhang ECSE Department, Rensselaer Polytechnic Institute, USA Abstract This paper investigates the potential of using strong BCH codes to improve multilevel data-storage NAND Flash memory capacity. Current multilevel Flash memories store 2 bits in each cell. Further storage capacity may be achieved by increasing the number of storage levels per cell, which nevertheless will largely degrade the raw storage reliability. Based on a Gaussian-like memory cell threshold voltage distribution model and ASIC BCH decoder design results, we demonstrate that strong BCH codes can effectively enable the use of a larger number of storage levels per cell and hence improve the overall NAND Flash memory storage capacity up to 59.1% while maintaining the same cell programming time. Furthermore, we propose a scheme to leverage strong BCH codes to improve memory defect tolerance at the cost of increased I. INTRODUCTION Driven by the ever increasing demand for on-chip/board nonvolatile data storage, Flash memory has become one of the fastest growing segments in the global semiconductor industry. With its well demonstrated effectiveness for increasing Flash memory storage capacity, the multilevel technique, i.e., to store more than 1 bit in each cell (or floating-gate MOS transistor), has been widely used in practice [1] [4]. Multilevel storage is realized by programming the cell threshold voltage into one of l > 2 voltage windows. Due to the inherently reduced operational margin, multilevel Flash memories generally employ error correction codes (ECC) to ensure the storage reliability [5]. Currently, most multilevel Flash memories store 2 bits (or 4 levels) in each cell, for which a weak ECC code that can only correct few (e.g., 1 or 2) errors is typically used [6]. Higher storage capacity may be realized by further increasing l, which will make it increasingly more difficult to ensure storage reliability. In this regard, solutions may be pursued along two directions, including: (i) improve the programming scheme to accordingly tighten each threshold voltage window, and (ii) use much stronger ECC. Along the first direction, researchers have developed highaccuracy programming techniques to realize 3bits/cell and even 4bits/cell storage capacity [7], [8], which complicates the design of the peripheral programming mixed signal circuits and largely degrades the programming throughput. To the best of our knowledge, the potential of using much stronger ECC to improve storage capacity has not been addressed in the open literature. This work attempts to fill this gap by investigating the use of strong BCH (Bose-Chaudhuri-Hocquenghem) codes to enable a relatively large l (6, 8, and 12 in this work). With the advantages of simplifying the programming circuits and maintaining or even increasing the programming throughput, the use of strong ECC is subject to two main drawbacks: (i) strong ECC requires a higher coding redundancy that will inevitably degrade the storage capacity improvement gained by a larger l, (ii) the ECC decoder may incur non-negligible silicon area overhead and increase read latency. In general, to realize the same error correction performance (or achieve the same coding gain), the longer the ECC code length is, the less the relative coding redundancy (or higher code rate) will be. Therefore, strong ECC should be used for Flash memories that can accommodate relatively long ECC code length and tolerate longer read latency. Among the two types of Flash memories (i.e., NOR Flash and NAND Flash), NAND Flash memories are used for data storage, where very long code lengths (e.g., 8192 or user bits per codeword) are typically used and read latency is generally much less critical compared with read throughput. Therefore, in this work, we only consider the use of strong BCH codes for NAND Flash memories. Using 2bits/cell NAND Flash memories that employ single-error-correcting Hamming codes and have Gaussian-like cell threshold voltage distribution as a benchmark, we investigated the effectiveness of using strong BCH codes to ensure storage reliability when increasing the value of l to 6, 8, and 12, respectively. With the same programming scheme, and hence the same threshold voltage distribution characteristics as the 2bits/cell benchmark, the larger value of l will result in a worse raw storage reliability and demands a stronger BCH code. For each value of l, targeting the codeword error rate lower than 1 14, we constructed BCH codes with 8192 and user bits per codeword, respectively. It shows that, given the same number of memory cells, up to 6% more user bits can be stored compared with the 2bits/cell benchmark. To evaluate decoder silicon area and achievable decoding throughput/latency, we designed BCH decoders using 3µm CMOS standard cell and SRAM libraries and Synopsys tools for the entire design hierarchy down to place and route. Post-layout results verify that the decoders occupy (much) less than 2.5mm 2 silicon area and achieves (much) less than 41µs decoding latency and 1.6Gbps decoding throughput. Based on the published results for NAND Flash effective cell area [9] and a simple scaling rule, we estimate that, under 7-nm CMOS technology and 1mm 2 core area, up to 59.1% effective storage capacity improvement can be realized compared with 2bits/cell benchmark. Finally, we show that the strong ECC in multilevel Flash memories can also be leveraged to provide certain extent of defect tolerance at the cost of degraded programming throughput. A. Multilevel Flash Memories II. PRELIMINARIES This section briefly presents some basics of multilevel Flash memory programming/read and the benchmark 2bits/cell threshold voltage distribution. Interested readers are referred to [2] for a comprehensive discussion on multilevel Flash memories. Multilevel Flash memory programming is realized by combining a program-andverify technique with a staircase V pp ramp as illustrated in Fig. 1. The tightness of each programming threshold voltage window is proportional to V pp, while the cell programming time is roughly proportional to 1/V pp. The read circuit in l levels/cell NAND Flash memories usually has a serial sensing structure that takes l 1 cycles to finish the read operation. Higher read speed can be realized by increasing the sensing parallelism at the cost of silicon area, which is typically preferred in latency-critical NOR Flash memories.
2 program voltage V pp Program Verify Binary BCH encoding can be realized efficiently using linear shift registers, while binary BCH decoding is much more complex. Various BCH decoding algorithms have been proposed [11]. In Section III-B, we will elaborate on the binary BCH decoding algorithm and decoder architecture used in this work. Fig. 1. Schematic of program-and-verify cell programming. time In this work, we use 2bits/cell Flash memories as a benchmark. Based on the results published in [1], the cell threshold voltage approximately follows a Gaussian distribution as illustrated in Fig. 2: the vertical axis represents the probability density; the two inner distributions have the same standard deviation, denoted as σ; the standard deviations of the two outer distributions are 4σ and 2σ, respectively. The locations of the means of the two inner distributions are determined to minimize the raw bit error rate. Let V max denote the voltage difference between the means of the two outer distributions V max =6.5V Fig. 2. The approximate cell threshold voltage distribution model in 2bits/cell memory. In this work, we set V max as 6.5V [4], and σ is selected as 1 which results in a raw bit error rate of about Under the target codeword error rate of lower than 1 14, single-errorcorrecting Hamming codes will be sufficient to ensure the storage reliability for protecting 8192 and user bits per codeword. B. Binary BCH Codes Binary BCH code construction and encoding/decoding are based on binary Galois Fields. A binary Galois Field with degree of m is represented as GF(2 m ). For any m 3 and t < 2 m 1, there exists a primitive binary BCH code over GF(2 m ), which has the code length n = 2 m 1 and information bit length k 2 m m t and can correct up to (or slightly more than) t errors. A primitive t-error-correcting (n, k, t) BCH code can be shortened (i.e., eliminate a certain number, say s, of information bits) to construct a t-errorcorrecting (n s, k s, t) BCH code with less information bits and code length but the same redundancy. Given the raw bit error rate p raw, an (n, k, t) binary BCH code can achieve a codeword error rate of P e = nx i=t1 n i «p i raw(1 p raw) n i. (1) III. STRONG BCH CODES FOR MULTILEVEL NAND FLASH A. BCH Codes Construction MEMORIES We first investigate the potential storage capacity improvement by increasing l to 6, 8, and 12, respectively. Assuming the same programming scheme (i.e., the same step-up voltage V pp and hence same cell programming time) as the above 2bits/cell benchmark, we have the cell threshold voltage distributions for l = 6, 8, 12 as illustrated in Fig. 3 and described as follows: the l 2 inner distributions have the same standard deviation σ; the standard deviations of the two outer distributions are 4σ and 2σ, respectively. The locations of the means of the l 2 inner distributions are determined to minimize the raw bit error rate. We keep V max, the voltage difference between the means of the two outer distributions, as 6.5V and σ as 1. For l of 6, 8, and 12, we store 5 bits per 2 cells, 3 bits per cell, and 7 bits per 2 cells, respectively. Because the cell programming time remains the same as the 2bits/cell benchmark, the programming throughput may approximately increase by 25%, 5%, and 75%, respectively. Accordingly, the raw bit error rates are about (l = 6), (l = 8), and (l = 12). To protect 8192 and user bits per codeword with a target codeword error rate of lower than 1 14, binary BCH codes are constructed by shortening primitive binary BCH codes under GF(2 14 ) and GF(2 15 ), respectively. Table I lists the BCH codes parameters and the corresponding codeword error rates. Table I also shows the percentages of the user bits storage gain over the 2bits/cell benchmark, given the same number of memory cells. l TABLE I BCH CODES PARAMETERS AND PERFORMANCE. (n, k, t) BCH Codes Codeword Error Rate User Bits Storage Gain 6 (8262, 8192, 5) % 8 (836, 8192, 12) % 12 (913, 8192, 67) % 6 (16459, 16384, 5) % 8 (1669, 16384, 15) % 12 (17914, 16384, 12) % B. BCH Code Decoder Architecture and ASIC Design To evaluate decoder silicon implementation metrics for the above BCH codes, we carried out ASIC (application-specific integrated circuit) design using 3µm CMOS standard cell and SRAM libraries. In the following, we first briefly describe the BCH decoder architecture and then present the silicon implementation results. A syndrome-based binary BCH code decoder consists of three blocks, as shown in Fig. 4. For an (n, k, t) binary BCH code constructed under a Galois Field with the primitive element α, the overall decoder architecture is described as follow. 1) Syndrome Computation: Given the received bit vector r, it n 1 X computes 2t syndromes as S i = r jα ij for i =, 1, 2t 1. As j= pointed out in [12], for binary BCH codes, we have S 2j = S 2 j, so only t parallel syndrome generators are required to explicitly calculate the
3 5 (a) 6 levels/cell 5 (b) 8 levels/cell 5 (c) 12 levels/cell Fig. 3. The approximate Flash memory cell threshold voltage distribution model of (a) l = 6, (b) l = 8, and (c) l = 12. r S Λ e Syndrome Computation Error Locator Calculation FIFO Buffer Chien Search p-bit output each clock cycle. α α 2 α t Λ(α i ) =? e n-i Fig. 4. Binary BCH code decoder structure. Λ(α (p-1)i ) =? e n-(p-1)i odd-indexed syndromes, followed by much simpler square circuits. For a decoder with parallelism of p (i.e., the syndrome computation block receives p input bits in each clock cycle), each syndrome generator has the structure as shown in Fig. 5. α (p-1) α p α 2(p-1) α 2p α t(p-1) α tp Λ(α pi ) =? e n-pi r p-1 α (p-1)i α pi D D D Fig. 6. Structure of Chien search with the parallelism factor of p. r 2 r 1 r α 2i α i D S i Fig. 5. Structure of one syndrome generator with parallelism factor of p. 2) Error Locator Calculation: Based on the 2t syndromes, we calculate the error locator polynomial Λ(x) = 1 Λ 1x Λ 2x 2 Λ tx t using the inversion-free Berlekamp-Massey algorithm [13]. To minimize the silicon area cost, a fully serial architecture is used, which takes t(t3)/2 clock cycles to finish the calculation. It mainly contains three Galois Field multipliers and two FIFO (first-input firstoutput) buffers with lengths of t and t 1, respectively. 3) Chien Search: Upon receiving the error locator polynomial Λ(x), it exhaustively examines whether α i is the root of Λ(x) for tx i =, 1,, n 1; i.e., check whether Λ(α i ) = Λ jα ij 1 is zero or not. It outputs an error vector e in such a way that, if α i is a root, then e n i = 1, otherwise e n i =. The overall decoder output is obtained by r e as illustrated in Fig. 4. Fig. 6 shows the Chien search architecture with the parallelism factor of p that generates a j=1 4) Decoder ASIC Design: For the BCH codes listed in Table I, we designed decoders with the following configurations: the syndrome computation and Chien search blocks have a parallelism factor of 4; the error locator calculation block is fully serial and takes t(t 3)/2 clock cycles. Therefore, the syndrome computation and Chien search blocks always have the same latency (in terms of the number of clock cycles), while the latency of error locator calculation block depends on the value of t. To improve the decoding throughput and minimize the decoding latency, these BCH decoders support pipelined operation summarized as follows: For l = 6, 8: The BCH codes have relatively small values of t, so the corresponding error locator calculation blocks have much less latency than the other two blocks. Therefore, we use a 1-stage pipelined decoder structure in which the syndrome computation and error locator calculation blocks operate on one codeword while the Chien search block operates on the other codeword in parallel. For l = 12: The BCH codes have relatively large values of t, so the corresponding error locator calculation blocks have similar or even slightly longer latency than the other two blocks. Therefore, we use a 2-stage pipelined decoder structure in which these three blocks operate in parallel on three consecutive codewords. Furthermore, the decoder FIFO as shown in Fig. 4 is realized by SRAMs to minimize the silicon area cost. These BCH decoders are
4 designed with Chartered 3µm CMOS standard cell and SRAM libraries, where Synopsys tools are used throughout the design hierarchy down to place and route. We set the number of metal layers as 4 in the place and route. Post-layout results verify that the decoders can operate at 4MHz with the power supply of 1.8V and hence support about 1.6Gbps decoding throughput because of the decoder parallelism factor of 4. This throughput is sufficient in real applications [14]. The silicon area and decoding latency are listed in Table II. TABLE II BCH DECODER ASIC DESIGN POST-LAYOUT RESULTS. l (n, k, t) BCH Codes Area (mm 2 ) Latency (µs) 6 (8262, 8192, 5) (836, 8192, 12) (913, 8192, 67) (16459, 16384, 5) (1669, 16384, 15) (17914, 16384, 12) To demonstrate the overall Flash memory storage capacity improvement potential, we carried out the following estimation for 7- nm CMOS technology: The effective NAND Flash memory cell size is.24µm 2 at 7-nm CMOS technology [9]. We scale the BCH decoder silicon area by (13/7) 2 = 3.4 to estimate the decoder silicon area at 7-nm CMOS technology. Accordingly, Table III shows the estimated total numbers of user bits that can be stored in a NAND Flash memory core of 1mm 2 while considering the BCH decoder silicon area cost. The effective storage capacity improvement is obtained by comparing against the 2bits/cell benchmark. TABLE III THE ESTIMATED STORAGE CAPACITY FOR A 1MM 2 NAND FLASH MEMORY CORE. l (n, k, t) BCH Codes Stored User Effective Storage Bits (Gbits) Capacity Improvement (8262, 8192, 5) % 8 (836, 8192, 12) % 12 (913, 8192, 67) % 6 (16459, 16384, 5) % 8 (1669, 16384, 15) % 12 (17914, 16384, 12) % C. Integration with Defect Tolerance In the above, we assumed that the cell programming time (and hence threshold voltage distribution) remains the same for various l and BCH codes are solely used for compensating threshold voltage distribution induced (TVDI) errors. It is intuitive that, if we improve the programming accuracy by reducing the step-up programming voltage V pp at the cost of increased programming time, the TVDI error rates will correspondingly reduce. This will leave a certain degree of BCH code error correction capability available for compensating memory defects. This can be considered as a trade-off between programming time and defect tolerance. Following this intuition, we investigate such a trade-off in NAND Flash memories with l of 6, 8, and 12, respectively. Based on the cell threshold voltage distribution model as presented above, if we reduce the step-up programming voltage V pp to improve the programming accuracy, the standard deviation of the threshold voltage distribution will accordingly reduce. In this work, we simply assume that the standard deviation σ is reversely proportional to the cell programming time. If a t-error-correcting binary BCH code needs to compensate up to d def defective memory cells, it will only be able to correct up to t T V DI < t TVDI errors incurred by threshold voltage distribution. To accommodate such TVDI error correction capability loss, we have to accordingly reduce the TVDI error rates by improving the programming accuracy and hence reducing the standard deviation parameter σ. For the BCH codes listed in Table I, we have the following table to show the trade-offs between σ and d def. TABLE IV TRADING TVDI ERROR CORRECTION CAPABILITY FOR DEFECT TOLERANCE. l (n, k, t) BCH Codes σ d def t T V DI 6 (8262, 8192, 5) (836, 8192, 12) (913, 8192, 67) (16459, 16384, 5) (1669, 16384, 15) (17914, 16384, 12) Based on the above discussion, we further propose a modified multilevel Flash memory defect tolerance strategy by combining the conventional spare rows/columns repair and BCH codes. As illustrated in Fig. 7, we first check whether the available spare rows/columns can repair all the defects in one memory block, if not, then we carry out a certain repair algorithm to use the spare rows/columns to repair as many defects as possible so that the number of residual defective cells can be minimized. Then we calculate how to adjust the threshold voltage distribution deviation parameter σ in order to compensate the TVDI error correction capability loss. Finally, we check whether the target σ is feasible, subject to some practical constraints such as circuit precision and minimum allowable Succeed Fig. 7. Repair all the defects Y Success? N Repair as many defects as possible # of residual defective cells BCH code parameters Determine σ Feasible? Succeed Flow diagram of using BCH codes for defect tolerance. Y N Fail IV. CONCLUSIONS In this paper, we demonstrated the promise of using strong BCH codes to further improve multilevel data-storage NAND Flash memory capacity without degrading memory programming time. Based on Gaussian-like Flash memory cell threshold voltage distribution
5 model, it shows that strong BCH codes can enable a relatively large increase of the number of storage levels per cell and hence a potentially significant memory storage capacity improvement. Taking into account of the BCH decoder silicon area cost based on ASIC design at 3µm CMOS technology node, we estimated that the effective multilevel NAND Flash memory storage capacity can be improved up to 59.1% by increasing the number of storage levels per cell to 12, under 7-nm CMOS technology and 1mm 2 memory core. Furthermore, we propose a scheme to leverage strong BCH codes to improve memory defect tolerance by trading off the memory REFERENCES [1] M. Bauer et al., A multilevel-cell 32 Mb flash memory, in 1995 IEEE ISSCC Dig. Tech. Papers, Feb 1995, pp [2] B. Ricco et al., Nonvolatile multilevel memories for digital applications, Proceedings of the IEEE, vol. 86, pp , Dec [3] B. Eitan et al., Multilevel flash cells and their trade-offs, in International Electron Devices Meeting, Dec 1996, pp [4] R. Micheloni et al., A 3-µm CMOS NOR Flash memory experimental chip for 4-b/cell storage, in Proc. Eur. Solid-State Circuit Conf., 22, pp [5] S. Gregori, A. Cabrini, O. Khouri, and G. Torelli, On-chip error correcting techniques for new-generation Flash memories, Proceedings of the IEEE, vol. 91, pp , April 23. [6] G. Campardo et al., 4-mm 2 3-V-Only 5-MHz 64-Mb 2-b/cell CHE. NOR Flash Memory, IEEE Journal of Solid-State Circuits, vol. 35, pp , Nov. 2. [7] H. Nobukata et al., A 144-Mb, eight-level NAND flash memory with optimized pulsewidth programming, IEEE Journal of Solid-State Circuits, vol. 35, pp , May 2. [8] M. Grossi, M. Lanzoni, and B. Ricco, A novel algorithm for highthroughput programming of multilevel flash memories, IEEE Transactions on Electron Devices, vol. 5, pp , May 23. [9] T. Hara et al., A 146-mm 2 8-Gb multi-level NAND flash memory with 7-nm CMOS technology, IEEE Journal of Solid-State Circuits, vol. 41, pp , Jan. 26. [1] G. Atwood, A. Fazio, D. Mills, and B. Reaves, Intel StrataFlash TM memory technology overview, Intel Technology Journal, pp. 1 8, 4th Quarter [11] R. E. Blahut, Algebraic Codes For Data Transmission, Cambridge University Press, 23. [12] Y. Chen and K.K. Parhi, Area efficient parallel decoder architecture for long BCH codes, in IEEE International Conference on Acoustics, Speech, and Signal Processing, May 24, pp. V 73 V 76. [13] H. O. Burton, Inversionless decoding of binary BCH codes, IEEE Transactions on Information Theory, vol. IT-17, no. 4, pp , July [14] R. Micheloni et al., A 4Gb 2b/cell NAND Flash Memory with Embedded 5b BCH ECC for 36MB/s System Read Throughput, in IEEE International Solid-State Circuits Conference, Feb 26.
Improved NAND Flash Memories Storage Reliablity Using Nonlinear Multi Error Correction Codes
Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 3, Number 9 (2013), pp. 1121-1134 Research India Publications http://www.ripublication.com/aeee.htm Improved NAND Flash Memories Storage
More informationNonlinear Multi-Error Correction Codes for Reliable NAND Flash Memories
1 Nonlinear Multi-Error Correction Codes for Reliable NAND Flash Memories Zhen Wang, Student Member, IEEE, Mark Karpovsky, Fellow, IEEE, and Ajay Joshi, Member, IEEE Abstract Multi-level cell (MLC NAND
More informationImproved NAND Flash Memories Storage Reliablity Using Nonlinear Multi Error Correction Codes
Improved NAND Flash Memories Storage Reliablity Using Nonlinear Multi Error Correction Codes R.Naresh Naik 1, P.Siva Nagendra Reddy 2, E. Ramakrishna Naik 3 1 M.Tech (VLSI System Design ),Dept.of ECE.
More informationTrends in NAND Flash Memory Error Correction
Trends in NAND Flash Memory Error Correction June 2009 Eric Deal Cyclic Design Introduction NAND Flash is a popular storage media because of its ruggedness, power efficiency, and storage capacity. Flash
More informationData Storage Time Sensitive ECC Schemes for MLC NAND Flash Memories
Data Storage Time Sensitive ECC Schemes for MLC NAND Flash Memories C. Yang, D. Muckatira, A. Kulkarni, C. Chakrabarti School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe,
More informationWhat Types of ECC Should Be Used on Flash Memory?
What Types of ECC Should Be Used on Flash Memory? Application 1. Abstract NOR Flash normally does not need ECC (Error-Correcting Code). On the other hand, NAND requires ECC to ensure data integrity. NAND
More information8 Gbps CMOS interface for parallel fiber-optic interconnects
8 Gbps CMOS interface for parallel fiberoptic interconnects Barton Sano, Bindu Madhavan and A. F. J. Levi Department of Electrical Engineering University of Southern California Los Angeles, California
More informationSRAM Scaling Limit: Its Circuit & Architecture Solutions
SRAM Scaling Limit: Its Circuit & Architecture Solutions Nam Sung Kim, Ph.D. Assistant Professor Department of Electrical and Computer Engineering University of Wisconsin - Madison SRAM VCC min Challenges
More informationDesign of a High-speed and large-capacity NAND Flash storage system based on Fiber Acquisition
Design of a High-speed and large-capacity NAND Flash storage system based on Fiber Acquisition Qing Li, Shanqing Hu * School of Information and Electronic Beijing Institute of Technology Beijing, China
More informationCoding and decoding with convolutional codes. The Viterbi Algor
Coding and decoding with convolutional codes. The Viterbi Algorithm. 8 Block codes: main ideas Principles st point of view: infinite length block code nd point of view: convolutions Some examples Repetition
More informationLow-Power Error Correction for Mobile Storage
Low-Power Error Correction for Mobile Storage Jeff Yang Principle Engineer Silicon Motion 1 Power Consumption The ECC engine will consume a great percentage of power in the controller Both RAID and LDPC
More informationStatic-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology
Static-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology Nahid Rahman Department of electronics and communication FET-MITS (Deemed university), Lakshmangarh, India B. P. Singh Department
More information3D NAND Technology Implications to Enterprise Storage Applications
3D NAND Technology Implications to Enterprise Storage Applications Jung H. Yoon Memory Technology IBM Systems Supply Chain Outline Memory Technology Scaling - Driving Forces Density trends & outlook Bit
More informationPower Reduction Techniques in the SoC Clock Network. Clock Power
Power Reduction Techniques in the SoC Network Low Power Design for SoCs ASIC Tutorial SoC.1 Power Why clock power is important/large» Generally the signal with the highest frequency» Typically drives a
More informationNAND Flash FAQ. Eureka Technology. apn5_87. NAND Flash FAQ
What is NAND Flash? What is the major difference between NAND Flash and other Memory? Structural differences between NAND Flash and NOR Flash What does NAND Flash controller do? How to send command to
More informationImplementation of Full -Parallelism AES Encryption and Decryption
Implementation of Full -Parallelism AES Encryption and Decryption M.Anto Merline M.E-Commuication Systems, ECE Department K.Ramakrishnan College of Engineering-Samayapuram, Trichy. Abstract-Advanced Encryption
More informationISSCC 2003 / SESSION 13 / 40Gb/s COMMUNICATION ICS / PAPER 13.7
ISSCC 2003 / SESSION 13 / 40Gb/s COMMUNICATION ICS / PAPER 13.7 13.7 A 40Gb/s Clock and Data Recovery Circuit in 0.18µm CMOS Technology Jri Lee, Behzad Razavi University of California, Los Angeles, CA
More informationComputer Systems Structure Main Memory Organization
Computer Systems Structure Main Memory Organization Peripherals Computer Central Processing Unit Main Memory Computer Systems Interconnection Communication lines Input Output Ward 1 Ward 2 Storage/Memory
More informationCHARGE pumps are the circuits that used to generate dc
INTERNATIONAL JOURNAL OF DESIGN, ANALYSIS AND TOOLS FOR CIRCUITS AND SYSTEMS, VOL. 1, NO. 1, JUNE 2011 27 A Charge Pump Circuit by using Voltage-Doubler as Clock Scheme Wen Chang Huang, Jin Chang Cheng,
More informationA Storage Architecture for High Speed Signal Processing: Embedding RAID 0 on FPGA
Journal of Signal and Information Processing, 12, 3, 382-386 http://dx.doi.org/1.4236/jsip.12.335 Published Online August 12 (http://www.scirp.org/journal/jsip) A Storage Architecture for High Speed Signal
More informationNAND Flash Architecture and Specification Trends
NAND Flash Architecture and Specification Trends Michael Abraham (mabraham@micron.com) NAND Solutions Group Architect Micron Technology, Inc. August 2012 1 Topics NAND Flash Architecture Trends The Cloud
More informationParallel AES Encryption with Modified Mix-columns For Many Core Processor Arrays M.S.Arun, V.Saminathan
Parallel AES Encryption with Modified Mix-columns For Many Core Processor Arrays M.S.Arun, V.Saminathan Abstract AES is an encryption algorithm which can be easily implemented on fine grain many core systems.
More informationYaffs NAND Flash Failure Mitigation
Yaffs NAND Flash Failure Mitigation Charles Manning 2012-03-07 NAND flash is one of very few types of electronic device which are knowingly shipped with errors and are expected to generate further errors
More informationInternational Journal of Electronics and Computer Science Engineering 1482
International Journal of Electronics and Computer Science Engineering 1482 Available Online at www.ijecse.org ISSN- 2277-1956 Behavioral Analysis of Different ALU Architectures G.V.V.S.R.Krishna Assistant
More informationAlpha CPU and Clock Design Evolution
Alpha CPU and Clock Design Evolution This lecture uses two papers that discuss the evolution of the Alpha CPU and clocking strategy over three CPU generations Gronowski, Paul E., et.al., High Performance
More informationenabling Ultra-High Bandwidth Scalable SSDs with HLnand
www.hlnand.com enabling Ultra-High Bandwidth Scalable SSDs with HLnand May 2013 2 Enabling Ultra-High Bandwidth Scalable SSDs with HLNAND INTRODUCTION Solid State Drives (SSDs) are available in a wide
More informationEfficient Interconnect Design with Novel Repeater Insertion for Low Power Applications
Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications TRIPTI SHARMA, K. G. SHARMA, B. P. SINGH, NEHA ARORA Electronics & Communication Department MITS Deemed University,
More informationBURST-MODE communication relies on very fast acquisition
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 8, AUGUST 2005 437 Instantaneous Clockless Data Recovery and Demultiplexing Behnam Analui and Ali Hajimiri Abstract An alternative
More informationA CDMA Based Scalable Hierarchical Architecture for Network- On-Chip
www.ijcsi.org 241 A CDMA Based Scalable Hierarchical Architecture for Network- On-Chip Ahmed A. El Badry 1 and Mohamed A. Abd El Ghany 2 1 Communications Engineering Dept., German University in Cairo,
More informationProgramming NAND devices
Technical Guide Programming NAND devices Kelly Hirsch, Director of Advanced Technology, Data I/O Corporation Recent Design Trends In the past, embedded system designs have used NAND devices for storing
More informationAdvantages of e-mmc 4.4 based Embedded Memory Architectures
Embedded NAND Solutions from 2GB to 128GB provide configurable MLC/SLC storage in single memory module with an integrated controller By Scott Beekman, senior business development manager Toshiba America
More information2695 P a g e. IV Semester M.Tech (DCN) SJCIT Chickballapur Karnataka India
Integrity Preservation and Privacy Protection for Digital Medical Images M.Krishna Rani Dr.S.Bhargavi IV Semester M.Tech (DCN) SJCIT Chickballapur Karnataka India Abstract- In medical treatments, the integrity
More informationHow To Fix Out Of Focus And Blur Images With A Dynamic Template Matching Algorithm
IJSTE - International Journal of Science Technology & Engineering Volume 1 Issue 10 April 2015 ISSN (online): 2349-784X Image Estimation Algorithm for Out of Focus and Blur Images to Retrieve the Barcode
More informationDDR subsystem: Enhancing System Reliability and Yield
DDR subsystem: Enhancing System Reliability and Yield Agenda Evolution of DDR SDRAM standards What is the variation problem? How DRAM standards tackle system variability What problems have been adequately
More informationA Novel Low Power Fault Tolerant Full Adder for Deep Submicron Technology
International Journal of Computer Sciences and Engineering Open Access Research Paper Volume-4, Issue-1 E-ISSN: 2347-2693 A Novel Low Power Fault Tolerant Full Adder for Deep Submicron Technology Zahra
More informationLow latency synchronization through speculation
Low latency synchronization through speculation D.J.Kinniment, and A.V.Yakovlev School of Electrical and Electronic and Computer Engineering, University of Newcastle, NE1 7RU, UK {David.Kinniment,Alex.Yakovlev}@ncl.ac.uk
More informationSLC vs MLC: Which is best for high-reliability apps?
SLC vs MLC: Which is best for high-reliability apps? Here's an examination of trade-offs, with an emphasis on how they affect the reliability of storage targeted at industrial, military and avionic applications.
More informationFAULT TOLERANCE FOR MULTIPROCESSOR SYSTEMS VIA TIME REDUNDANT TASK SCHEDULING
FAULT TOLERANCE FOR MULTIPROCESSOR SYSTEMS VIA TIME REDUNDANT TASK SCHEDULING Hussain Al-Asaad and Alireza Sarvi Department of Electrical & Computer Engineering University of California Davis, CA, U.S.A.
More informationA Dynamic Link Allocation Router
A Dynamic Link Allocation Router Wei Song and Doug Edwards School of Computer Science, the University of Manchester Oxford Road, Manchester M13 9PL, UK {songw, doug}@cs.man.ac.uk Abstract The connection
More informationA Dual-Mode NAND Flash Memory: 1-Gb Multilevel and High-Performance 512-Mb Single-Level Modes
1700 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 11, NOVEMBER 2001 A Dual-Mode NAND Flash Memory: 1-Gb Multilevel and High-Performance 512-Mb Single-Level Modes Taehee Cho, Yeong-Taek Lee, Eun-Cheol
More informationDesign of a NAND Flash Memory File System to Improve System Boot Time
International Journal of Information Processing Systems, Vol.2, No.3, December 2006 147 Design of a NAND Flash Memory File System to Improve System Boot Time Song-Hwa Park*, Tae-Hoon Lee*, and Ki-Dong
More informationFLASH TECHNOLOGY DRAM/EPROM. Flash. 1980 1982 1984 1986 1988 1990 1992 1994 1996 Year Source: Intel/ICE, "Memory 1996"
10 FLASH TECHNOLOGY Overview Flash memory technology is a mix of EPROM and EEPROM technologies. The term flash was chosen because a large chunk of memory could be erased at one time. The name, therefore,
More informationSOS: Software-Based Out-of-Order Scheduling for High-Performance NAND Flash-Based SSDs
SOS: Software-Based Out-of-Order Scheduling for High-Performance NAND -Based SSDs Sangwook Shane Hahn, Sungjin Lee, and Jihong Kim Department of Computer Science and Engineering, Seoul National University,
More informationAn Adaptive Decoding Algorithm of LDPC Codes over the Binary Erasure Channel. Gou HOSOYA, Hideki YAGI, Toshiyasu MATSUSHIMA, and Shigeichi HIRASAWA
2007 Hawaii and SITA Joint Conference on Information Theory, HISC2007 Hawaii, USA, May 29 31, 2007 An Adaptive Decoding Algorithm of LDPC Codes over the Binary Erasure Channel Gou HOSOYA, Hideki YAGI,
More informationPrice/performance Modern Memory Hierarchy
Lecture 21: Storage Administration Take QUIZ 15 over P&H 6.1-4, 6.8-9 before 11:59pm today Project: Cache Simulator, Due April 29, 2010 NEW OFFICE HOUR TIME: Tuesday 1-2, McKinley Last Time Exam discussion
More informationWith respect to the way of data access we can classify memories as:
Memory Classification With respect to the way of data access we can classify memories as: - random access memories (RAM), - sequentially accessible memory (SAM), - direct access memory (DAM), - contents
More informationSLC vs MLC NAND and The Impact of Technology Scaling. White paper CTWP010
SLC vs MLC NAND and The mpact of Technology Scaling White paper CTWP010 Cactus Technologies Limited Suite C, 15/F, Capital Trade Center 62 Tsun Yip Street, Kwun Tong Kowloon, Hong Kong Tel: +852-2797-2277
More informationImplementing a Digital Answering Machine with a High-Speed 8-Bit Microcontroller
Implementing a Digital Answering Machine with a High-Speed 8-Bit Microcontroller Zafar Ullah Senior Application Engineer Scenix Semiconductor Inc. Leo Petropoulos Application Manager Invox TEchnology 1.0
More informationBooting from NAND Flash Memory
Booting from NAND Flash Memory Introduction NAND flash memory technology differs from NOR flash memory which has dominated the embedded flash memory market in the past. Traditional applications for NOR
More informationData Distribution Algorithms for Reliable. Reliable Parallel Storage on Flash Memories
Data Distribution Algorithms for Reliable Parallel Storage on Flash Memories Zuse Institute Berlin November 2008, MEMICS Workshop Motivation Nonvolatile storage Flash memory - Invented by Dr. Fujio Masuoka
More informationReliability Level List Based Direct Target Codeword Identification Algorithm for Binary BCH Codes
Reliability Level List Based Direct Target Codeword Identification Algorithm for Binary BCH Codes B.YAMUNA, T.R.PADMANABHAN 2 Department of ECE, 2 Department of IT Amrita Vishwa Vidyapeetham. Amrita School
More information路 論 Chapter 15 System-Level Physical Design
Introduction to VLSI Circuits and Systems 路 論 Chapter 15 System-Level Physical Design Dept. of Electronic Engineering National Chin-Yi University of Technology Fall 2007 Outline Clocked Flip-flops CMOS
More informationEFFICIENT EXTERNAL SORTING ON FLASH MEMORY EMBEDDED DEVICES
ABSTRACT EFFICIENT EXTERNAL SORTING ON FLASH MEMORY EMBEDDED DEVICES Tyler Cossentine and Ramon Lawrence Department of Computer Science, University of British Columbia Okanagan Kelowna, BC, Canada tcossentine@gmail.com
More informationSLC vs MLC: Proper Flash Selection for SSDs in Industrial, Military and Avionic Applications. A TCS Space & Component Technology White Paper
SLC vs MLC: Proper Flash Selection for SSDs in Industrial, Military and Avionic Applications A TCS Space & Component Technology White Paper Introduction As with most storage technologies, NAND Flash vendors
More informationMcPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures
McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures Sheng Li, Junh Ho Ahn, Richard Strong, Jay B. Brockman, Dean M Tullsen, Norman Jouppi MICRO 2009
More informationThe Bleak Future of NAND Flash Memory
The Bleak Future of NAND Memory Laura M. Grupp, John D. Davis, Steven Swanson Department of Computer Science and Engineering, University of California, San Diego Microsoft Research, Mountain View Abstract
More informationISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.7
ISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.7 4.7 A 2.7 Gb/s CDMA-Interconnect Transceiver Chip Set with Multi-Level Signal Data Recovery for Re-configurable VLSI Systems
More informationError Control Coding and Ethernet
Error Control Coding and Ethernet Steven W. McLaughlin and David Warland Calimetrics, Inc. Alameda, CA smclaughlin@calimetrics.com 1 Agenda Background on error control coding History of error control coding
More informationLarge-Capacity Flash Memories and Their Application to Flash Cards
Large-Capacity Flash Memories and Their Application to Flash Cards 68 Large-Capacity Flash Memories and Their Application to Flash Cards Takashi Totsuka Kazunori Furusawa OVERVIEW: Flash cards using flash
More informationPowerPC Microprocessor Clock Modes
nc. Freescale Semiconductor AN1269 (Freescale Order Number) 1/96 Application Note PowerPC Microprocessor Clock Modes The PowerPC microprocessors offer customers numerous clocking options. An internal phase-lock
More informationTechnologies Supporting Evolution of SSDs
Technologies Supporting Evolution of SSDs By TSUCHIYA Kenji Notebook PCs equipped with solid-state drives (SSDs), featuring shock and vibration durability due to the lack of moving parts, appeared on the
More informationPFP Technology White Paper
PFP Technology White Paper Summary PFP Cybersecurity solution is an intrusion detection solution based on observing tiny patterns on the processor power consumption. PFP is capable of detecting intrusions
More informationImplementation Details
LEON3-FT Processor System Scan-I/F FT FT Add-on Add-on 2 2 kbyte kbyte I- I- Cache Cache Scan Scan Test Test UART UART 0 0 UART UART 1 1 Serial 0 Serial 1 EJTAG LEON_3FT LEON_3FT Core Core 8 Reg. Windows
More informationImplementation of Wireless Gateway for Smart Home
Communications and Network, 2013, 5, 16-20 doi:10.4236/cn.2013.51b005 Published Online February 2013 (http://www.scirp.org/journal/cn) Implementation of Wireless Gateway for Smart Home Yepeng Ni 1, Fang
More informationLecture 5: Gate Logic Logic Optimization
Lecture 5: Gate Logic Logic Optimization MAH, AEN EE271 Lecture 5 1 Overview Reading McCluskey, Logic Design Principles- or any text in boolean algebra Introduction We could design at the level of irsim
More informationThe Evolving NAND Flash Business Model for SSD. Steffen Hellmold VP BD, SandForce
The Evolving NAND Flash Business Model for SSD Steffen Hellmold VP BD, SandForce Flash Forward: Flash Flash Memory Memory Storage Storage Solutions Solutions Solid State Storage - Vision Solid State Storage
More informationChapter 6. 6.1 Introduction. Storage and Other I/O Topics. p. 570( 頁 585) Fig. 6.1. I/O devices can be characterized by. I/O bus connections
Chapter 6 Storage and Other I/O Topics 6.1 Introduction I/O devices can be characterized by Behavior: input, output, storage Partner: human or machine Data rate: bytes/sec, transfers/sec I/O bus connections
More informationNAND Flash & Storage Media
ENABLING MULTIMEDIA NAND Flash & Storage Media March 31, 2004 NAND Flash Presentation NAND Flash Presentation Version 1.6 www.st.com/nand NAND Flash Memories Technology Roadmap F70 1b/c F12 1b/c 1 bit/cell
More informationDigital to Analog Converter. Raghu Tumati
Digital to Analog Converter Raghu Tumati May 11, 2006 Contents 1) Introduction............................... 3 2) DAC types................................... 4 3) DAC Presented.............................
More informationBandwidth Adaptation for MPEG-4 Video Streaming over the Internet
DICTA2002: Digital Image Computing Techniques and Applications, 21--22 January 2002, Melbourne, Australia Bandwidth Adaptation for MPEG-4 Video Streaming over the Internet K. Ramkishor James. P. Mammen
More informationFault Modeling. Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults. Transistor faults Summary
Fault Modeling Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults Single stuck-at faults Fault equivalence Fault dominance and checkpoint theorem Classes of stuck-at
More informationNon-Data Aided Carrier Offset Compensation for SDR Implementation
Non-Data Aided Carrier Offset Compensation for SDR Implementation Anders Riis Jensen 1, Niels Terp Kjeldgaard Jørgensen 1 Kim Laugesen 1, Yannick Le Moullec 1,2 1 Department of Electronic Systems, 2 Center
More informationA PC-BASED TIME INTERVAL COUNTER WITH 200 PS RESOLUTION
35'th Annual Precise Time and Time Interval (PTTI) Systems and Applications Meeting San Diego, December 2-4, 2003 A PC-BASED TIME INTERVAL COUNTER WITH 200 PS RESOLUTION Józef Kalisz and Ryszard Szplet
More informationDESIGN CHALLENGES OF TECHNOLOGY SCALING
DESIGN CHALLENGES OF TECHNOLOGY SCALING IS PROCESS TECHNOLOGY MEETING THE GOALS PREDICTED BY SCALING THEORY? AN ANALYSIS OF MICROPROCESSOR PERFORMANCE, TRANSISTOR DENSITY, AND POWER TRENDS THROUGH SUCCESSIVE
More information1. Memory technology & Hierarchy
1. Memory technology & Hierarchy RAM types Advances in Computer Architecture Andy D. Pimentel Memory wall Memory wall = divergence between CPU and RAM speed We can increase bandwidth by introducing concurrency
More informationLaPIe: Collective Communications adapted to Grid Environments
LaPIe: Collective Communications adapted to Grid Environments Luiz Angelo Barchet-Estefanel Thesis Supervisor: M Denis TRYSTRAM Co-Supervisor: M Grégory MOUNIE ID-IMAG Laboratory Grenoble - France LaPIe:
More informationAttaining EDF Task Scheduling with O(1) Time Complexity
Attaining EDF Task Scheduling with O(1) Time Complexity Verber Domen University of Maribor, Faculty of Electrical Engineering and Computer Sciences, Maribor, Slovenia (e-mail: domen.verber@uni-mb.si) Abstract:
More informationTRUE SINGLE PHASE CLOCKING BASED FLIP-FLOP DESIGN
TRUE SINGLE PHASE CLOCKING BASED FLIP-FLOP DESIGN USING DIFFERENT FOUNDRIES Priyanka Sharma 1 and Rajesh Mehra 2 1 ME student, Department of E.C.E, NITTTR, Chandigarh, India 2 Associate Professor, Department
More informationLog-Likelihood Ratio-based Relay Selection Algorithm in Wireless Network
Recent Advances in Electrical Engineering and Electronic Devices Log-Likelihood Ratio-based Relay Selection Algorithm in Wireless Network Ahmed El-Mahdy and Ahmed Walid Faculty of Information Engineering
More informationArchitectural Level Power Consumption of Network on Chip. Presenter: YUAN Zheng
Architectural Level Power Consumption of Network Presenter: YUAN Zheng Why Architectural Low Power Design? High-speed and large volume communication among different parts on a chip Problem: Power consumption
More informationVLSI Design Verification and Testing
VLSI Design Verification and Testing Instructor Chintan Patel (Contact using email: cpatel2@cs.umbc.edu). Text Michael L. Bushnell and Vishwani D. Agrawal, Essentials of Electronic Testing, for Digital,
More informationHow To Encrypt Data With A Power Of N On A K Disk
Towards High Security and Fault Tolerant Dispersed Storage System with Optimized Information Dispersal Algorithm I Hrishikesh Lahkar, II Manjunath C R I,II Jain University, School of Engineering and Technology,
More informationDesign and analysis of flip flops for low power clocking system
Design and analysis of flip flops for low power clocking system Gabariyala sabadini.c PG Scholar, VLSI design, Department of ECE,PSNA college of Engg and Tech, Dindigul,India. Jeya priyanka.p PG Scholar,
More informationIn-Block Level Redundancy Management for Flash Storage System
, pp.309-318 http://dx.doi.org/10.14257/ijmue.2015.10.9.32 In-Block Level Redundancy Management for Flash Storage System Seung-Ho Lim Division of Computer and Electronic Systems Engineering Hankuk University
More informationUniversal Flash Storage: Mobilize Your Data
White Paper Universal Flash Storage: Mobilize Your Data Executive Summary The explosive growth in portable devices over the past decade continues to challenge manufacturers wishing to add memory to their
More informationSelecting the Optimum PCI Express Clock Source
Selecting the Optimum PCI Express Clock Source PCI Express () is a serial point-to-point interconnect standard developed by the Component Interconnect Special Interest Group (PCI-SIG). lthough originally
More informationA 10,000 Frames/s 0.18 µm CMOS Digital Pixel Sensor with Pixel-Level Memory
Presented at the 2001 International Solid State Circuits Conference February 5, 2001 A 10,000 Frames/s 0.1 µm CMOS Digital Pixel Sensor with Pixel-Level Memory Stuart Kleinfelder, SukHwan Lim, Xinqiao
More informationDesign and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip
Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip Ms Lavanya Thunuguntla 1, Saritha Sapa 2 1 Associate Professor, Department of ECE, HITAM, Telangana
More informationCurrent Measurement of Resistance Spot Welding Using DSP
Tamkang Journal of Science and Engineering, Vol. 14, No. 1, pp. 33 38 (2011) 33 Current Measurement of Resistance Spot Welding Using DSP Wen-Ren Yang and Chau-Shing Wang* Department of Electrical Engineering,
More informationPhotonic components for signal routing in optical networks on chip
15 th International Conference on Transparent Optical Networks Cartagena, Spain, June 23-27, 213 Photonic components for signal routing in optical networks on chip Vincenzo Petruzzelli, Giovanna Calò Dipartimento
More informationA Laser Scanner Chip Set for Accurate Perception Systems
A Laser Scanner Chip Set for Accurate Perception Systems 313 A Laser Scanner Chip Set for Accurate Perception Systems S. Kurtti, J.-P. Jansson, J. Kostamovaara, University of Oulu Abstract This paper presents
More information1 Gbit, 2 Gbit, 4 Gbit, 3 V SLC NAND Flash For Embedded
1 Gbit, 2 Gbit, 4 Gbit, 3 V SLC NAND Flash For Embedded Distinctive Characteristics Density 1 Gbit / 2 Gbit / 4 Gbit Architecture Input / Output Bus Width: 8-bits / 16-bits Page Size: x8 = 2112 (2048 +
More informationDesign and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip
Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip Manjunath E 1, Dhana Selvi D 2 M.Tech Student [DE], Dept. of ECE, CMRIT, AECS Layout, Bangalore, Karnataka,
More informationArchitecting High-Speed Data Streaming Systems. Sujit Basu
Architecting High-Speed Data Streaming Systems Sujit Basu stream ing [stree-ming] verb 1. The act of transferring data to or from an instrument at a rate high enough to sustain continuous acquisition or
More information3D On-chip Data Center Networks Using Circuit Switches and Packet Switches
3D On-chip Data Center Networks Using Circuit Switches and Packet Switches Takahide Ikeda Yuichi Ohsita, and Masayuki Murata Graduate School of Information Science and Technology, Osaka University Osaka,
More informationIntel Labs at ISSCC 2012. Copyright Intel Corporation 2012
Intel Labs at ISSCC 2012 Copyright Intel Corporation 2012 Intel Labs ISSCC 2012 Highlights 1. Efficient Computing Research: Making the most of every milliwatt to make computing greener and more scalable
More informationCMS Level 1 Track Trigger
Institut für Technik der Informationsverarbeitung CMS Level 1 Track Trigger An FPGA Approach Management Prof. Dr.-Ing. Dr. h.c. J. Becker Prof. Dr.-Ing. Eric Sax Prof. Dr. rer. nat. W. Stork KIT University
More informationDisks and RAID. Profs. Bracy and Van Renesse. based on slides by Prof. Sirer
Disks and RAID Profs. Bracy and Van Renesse based on slides by Prof. Sirer 50 Years Old! 13th September 1956 The IBM RAMAC 350 Stored less than 5 MByte Reading from a Disk Must specify: cylinder # (distance
More informationClocking. Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 Clocks 1
ing Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 s 1 Why s and Storage Elements? Inputs Combinational Logic Outputs Want to reuse combinational logic from cycle to cycle 6.884 - Spring 2005 2/18/05
More informationNAND Flash Memory With Multiple Page Sizes for High-Performance Storage Devices
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1 NAND Flash Memory With Multiple Page Sizes for High-Performance Storage Devices Jin-Young Kim, Sang-Hoon Park, Hyeokjun Seo, Ki-Whan Song,
More information