Febex Data Acquisition System
|
|
- Vanessa Davidson
- 8 years ago
- Views:
Transcription
1 Febex Data Acquisition System (FPGA Hit Finder and Energy Filter for the FEBEX Pipelining ADC) Dr. Ivan Rusanov for CSEE, GSI - Darmstadt CSEE meeting, GSI , Darmstadt The Febex Data AcquisitionSystem is developed in CS Experiment-Electronics Department of GSI. The main component of the system is a Febex board, which has 16 differential analog inputs, 16 differential LVDS I/Os (max. 8 outputs) and four serial multi-gigabit connections to backplane (2 Gbits per s.). The interface, implemented in the Febex broad, is designed to work with Multi Branch System (MBS) data acquisition system. Through the MBS system, via the optical interface, the user has full control over all components of Febex board: configuration, testing, start/stop of data acquisition, data readout and data logging. The MBS runs under the operating systems Linux and LynxOS and supports various hardware setups. Therefore, for each user defined hardware setup, the MBS data acquisition software requires user input data, describing the hardware setup and configuration parameters. Development: Dr. Ivan Rusanov CSEE; Jan Hoffmann - CSEE ; Dr. Nikolaus Kurz CSEE; Dr. Shizu Minami - CSEE ; Dr. Wolfgang Ott CSEE.
2 Febex Data Acquisition System: Features 1. Triggering: Yes. Acquisition (physics / Trigger Type 1) and Synchronization (Trigger Type 3) Triggers. 2. Self Triggering : Yes. For each channel are implemented two methods: # Programmable Fast Trapezoidal Filter for a leading edge selection with 12-bit threshold. # 3-Steps comparator for a leading edge selection. 3. Double Hit Detection: Yes. 4. Energy measurement: Yes. For each channel is implemented a Programmable Energy Trapezoidal Filter for a measurement of hits energy. 5. Trigger window (Traces Length): Programmable (up to 8000 ADC s samples/traces). Pre-Trigger Window: Programmable (up to 2000 ADC s samples/traces). Post-Trigger Window: [Trigger_Window] [Pre-Trigger_Window]. 6. Slow Control and Data Acquisition : via Optical Link. Access to Configuration Registers: Read/Write address mode (single access via Optical Link). # Configuration of Febex s DAC: via Optical Link and I2C bus. # Configuration of ADCs: via Optical Link and SPI bus I. # Configuration of FPGA s flash: via Optical Link and SPI bus II. Data Readout / Data Buffering: Block Transfer mode (via Optical Link) / Double Readout Buffer (one per channel + one for energy measurements). Data Readout is programmable: from each Febex board can be sent out: # summary data packet (Chanel Id, Number of hits, Hit s time and Energy data /2 words per channel //one per Febex) and ADCs traces with or without data from Energy Trapezoidal Filter, in case more than one hit is found in a single channel. # summary data packet and traces (up to 8000 ADC s samples/traces // one traces packet per channel). # summary data packet, traces and data from Energy Trapezoidal Filter (up to 2000 ADC s samples/traces). # only traces (up to 8000 ADC s samples/traces). # only traces and data from Energy Trapezoidal Filter (up to 2000 ADC s samples/traces). Readout Data Reduction: Yes and Programmable. The channels data is sent out only if hit is found (for summary and traces data packets). 7. Up to 1216 channels in 4 crates: 16 channels per Febex board // up to 19 Febex boards + one Interface card in one carte. 8. In the system can be used Febex boards with 12-bit/60 MHz (12-bit/50 MHz) or 14-bit/50 MHz ADCs (can be used mixed in one or different crates). 9. Each Febex Board can be programmed to operate with negative or positive input signals (can be used mixed in one crate or different crates).
3 Febex Data Acquisition System (one example for 1216 channels) PC Master Slave 1 TRIXOR ECL_OUT TRIXOR_Busy Trigger Module ANY_IN LVDS_OUT Trigg&Clock Bus 3 Trigger Module ANY_IN LVDS_OUT ECL_IN Coded Trigger ECL_OUT ECL_OUT Trigger 3 (external) LEMO_IN 3 LEMO_IN 3 LEMO_IN 1 LEMO_IN 1 Trigger 1 (external) Self Trigger (internal) LEMO_OUT 6 LEMO_IN 6 Self Trigger 1/2 LEMO_OUT 6 LEMO_IN 6 TRIGGER 1 TRIGGER 2 TRIGGER 1 TRIGGER 2 PEXOR 4 SFPs 4 SFPs / Slow Control and DATA Readout Trigg&Clock Bus 1 FEBEX Crate 1 Trigg&Clock Bus 2 FEBEX Crate 2 Trigg&Clock Bus 1 In one Febex Crate: Max 19 Febex Boards. 16 Diff. Inputs per Febex Board. FEBEX Crate 3 Trigg&Clock Bus 2 FEBEX Crate 4 Detector: Differential Analog Signals (up to 304 Channels per Crate)
4 Algorithms for Energy or Fast TF, implemented in FPGA history 2N+M N+M+1 N B_Window Gap (not used) ( N ADC samples ) ( M ADC samples ) current 1 A_Window ( N ADC samples ) ADC samples TF i=1 = N Σ i = 1 A i - 2N+M Σ B i i = N+M+1 Input Length of TF = A_Window + Gap + B_Window Delay Delay Delay A 1 A N+1 B N+M+1 B 2N+M Σ Σ Σ Σ + - Σ Output TF 1 Filter's equation Implementation in FPGA (Delays = Block RAMs)
5 The testing in the Lab of the Febex Data Acquisition System (Energy TF) with Go4 FPGA: ADC Samples / Traces and Data from Energy Trapezoidal Filter. Go4: Calculated (inspected) reaction of the Energy Trapezoidal Filter (from received traces). Energy Filter Start point (Go4) Signal / Traces Energy Filter End point (Go4) Signal / Traces Energy Filter (Go4) FPGA Energy Filter Calc. Energy (FPGA) Energy Filter (FPGA) Energy Note: The calculated reaction of the ETF (in Go4) and the data of the ETF, implemented in FPGA, are the same!
6 The testing in the Lab of the Febex Data Acquisition System (Energy TF) with Go4 Data from Energy Trapezoidal Filter and Calculated (inspected) reaction of the Energy Trapezoidal Filter (from received traces). The positive input signal The negative input signal Note: The calculated reaction of the ETF (in Go4) and the data of the ETF, implemented in FPGA, are the same!
7 Testing of the Febex Data Acquisition System (Fast TF Hit finder) with Go4 Double Hits Detection The Summary Data Packet (Hit s time and energy) ADC Signal / Traces Fast Trapezoidal Filter (FPGA) 0xff x GOSIP Header // 2 words 0xaf1983b1 Summary Packet Header // 1 words 0x x73a0f5d7 Epoch/Global Time Stamp // 2 words 0x x Data for Channel Id 0 // 2 words (no input signal) 0x x Data for Channel Id 1 // 2 words (no input signal) 0x x Data for Channel Id 2 // 2 words (no input signal) 0x x Data for Channel Id 3 // 2 words (no input signal) 0x x Data for Channel Id 4 // 2 words (no input signal) 0x x Data for Channel Id 5 // 2 words (no input signal) 0x x Data for Channel Id 6 // 2 words (no input signal) 0x x Data for Channel Id 7 // 2 words (no input signal)... 0x8a4081cf 0x8eeeeee2 Data for Channel Id 8 // 2 words The first word: 0x8 (bits [31:28]) Channel Id 0xa (bits [27:24]) Hit counter for the Channel 0x4 (bits [23:20]): Bit (23) = 0 always 0 Bit (22) = 1 Flag More than one Hit in the Trigger Window Bit (21) = 0 Flag Only one Hit in the Trigger Window, but not Full Filter Window Bit (20) = 0 Flag Only one Hit in the Trigger Window 0x0 (bits [19:16]) always 0x0 0x81cf (bits [15:0]) Relative Hit s Time (to Global Time Stamp)// MSB is a sign bit The second word Channel Id and Measured Energy... 0x9a4081cf 0x9eeeeee2 Data for Channel Id 9 // 2 words 0xaa4081cf 0xaeeeeee2 Data for Channel Id 10 // 2 words 0xba4081cf 0xbeeeeee2 Data for Channel Id 11 // 2 words 0xca4081cf 0xceeeeee2 Data for Channel Id 12 // 2 words 0xda4081cf 0xdeeeeee2 Data for Channel Id 13 // 2 words 0xea4081cf 0xeeeeeee2 Data for Channel Id 14 // 2 words 0xfa4081cf 0xeeeeeee2 Data for Channel Id 15 // 2 words... 0xbf1983b1 Summary Packet Trailer // 1 words Note: Due to the Data Reduction, the words, marked in red, are not sent out no found hits, no data for these channels in the summary packet!
8 Febex Data Acquisition System (test setup) Accepted Trigger Trigger&Clock Bus Febex Module Self Triggers Input Signal Fiber Optic Accepted Trigger Exploder Module Self Triggers Input Signal
9 The testing in the Lab of the Febex Data Acquisition System ( Low Signal with Noise ) with Go4 Febex 3a / 14-bit / 50 MHz (ADC s traces of Ch0... Ch15) Febex 3a / 14-bit / 50 MHz (FPGA s Energy Filter (ETF)) ADC ADC Febex 3a / 14-bit / 50 MHz (ADC s trace of Ch_Id0: U ~ 2 mv) Febex 3a / 14-bit / 50 MHz (FPGA s Hit s Energy)
10 60 The testing of the Febex Data Acquisition System with radioactive source Co Energy Resolution of kev
11 DC-DC convertor with a Murata Filter : Energy s RMS for different ETF s filter Lengths ETF Length ETF Length ETF Length Febex 3a / 14-bit / 50 MHz (FPGA s Hit s Energy) Febex 3a / 14-bit / 50 MHz (FPGA s Hit s Energy) ETF Length ETF Length Febex 3a / 14-bit / 50 MHz (FPGA s Hit s Energy) Febex 3a / 14-bit / 50 MHz (FPGA s Hit s Energy) RMS of Measured Energy Febex 3a / 14-bit / 50 MHz (FPGA s Hit s Energy) ETF Filter Length (A or B Windows) Note: The "RMS" is growing up with the length of the Energy Trapezoidal Filter (ETF). Note: The problem - the low frequency "noise". This "noise" cannot be removed with a ETF.
12 The base line of the ETF for different ETF s filter Lengths ETF Length The moving average filter and Signal s baseline instability ETF Energy Trapezoidal Filter ETF Febex 3a / 14-bit / 50 MHz (FPGA s Energy Filter (ETF)) ETF Length Signal Frequency response of the moving average filter (Steven W. Smith. Digital Signal Processing) ETF Length 1 ETF Length 2 Febex 3a / 14-bit / 50 MHz (FPGA s Energy Filter (ETF)) Low Frequency signal: Baseline instability Note: For each length the responses of the ETF filter will be different. The longer ETF filter is more sensitive to the baseline instability! Note: When A_Window, B_Window = N, then the fluctuations of 1 LSB will produce differences from -N to +N! Note: Main problem Low Frequency noise! The low frequency components are dominating!
13 New Method: High Pas Filter with a Moving Accumulating Window (HPF & MAccW) Reconstruction of the Input Signal (MAccW = 32 ADC samples) Reconstruction of the Input Signal (MAccW = 256 ADC samples) Reconstruction of the Input Signal (MAccW = 1022 ADC samples) ADC ADC ADC ADC samples (Traces) ADC samples (Traces) ADC samples (Traces) Measured Amplitude of the Input Signal Measured Amplitude of the Input Signal Measured Amplitude of the Input Signal Amplitude in ADC counts Amplitude in ADC counts Amplitude in ADC counts
14 DC-DC convertor with a Murata Filter : Measurement of the Amplitudes of the Input Signals (using the new method: HPF & MAccW) Measured Amplitudes (ADC s ) ADC Amplitude, mv Amplitude of Input Signal, mv (Febex 3a / 14-bit / 50 MHz) Measured Amplitudes (50 mv mv) Note: The Febex s ADC sees about 50 % from the amplitude of the input signal!
15 That is all! Tank you!
Pixie Viewer Online Help
Getting Help for the Pixie Viewer There are several ways to get help for the Pixie Viewer. You can use IGOR's built-in help browser to access the Pixie Viewer specific help file by selecting Help -> Help
More informationThe data acquisition system of the XMASS experiment
The data acquisition system of the XMASS experiment Katsuki Hiraide 1,2, for the XMASS Collaboration 1 Kamioka Observatory, Institute for Cosmic Ray Research, the University of Tokyo, Higashi-Mozumi, Kamioka,
More informationPLAS: Analog memory ASIC Conceptual design & development status
PLAS: Analog memory ASIC Conceptual design & development status Ramón J. Aliaga Instituto de Física Corpuscular (IFIC) Consejo Superior de Investigaciones Científicas (CSIC) Universidad de Valencia Vicente
More informationDAC Digital To Analog Converter
DAC Digital To Analog Converter DAC Digital To Analog Converter Highlights XMC4000 provides two digital to analog converters. Each can output one analog value. Additional multiple analog waves can be generated
More informationCMS Tracker module / hybrid tests and DAQ development for the HL-LHC
CMS Tracker module / hybrid tests and DAQ development for the HL-LHC S. Mersi, G. Auzinger georg.auzinger@cern.ch 1 Outline Reminder: the Ph2 CMS Tracker upgrade pt Modules: principle, elements, electronics
More informationUSB readout board for PEBS Performance test
June 11, 2009 Version 1.0 USB readout board for PEBS Performance test Guido Haefeli 1 Li Liang 2 Abstract In the context of the PEBS [1] experiment a readout board was developed in order to facilitate
More informationI2C PRESSURE MONITORING THROUGH USB PROTOCOL.
I2C PRESSURE MONITORING THROUGH USB PROTOCOL. Product Details: To eradicate human error while taking readings such as upper precision or lower precision Embedded with JAVA Application: Technology Used:
More informationSoftware User Guide UG-461
Software User Guide UG-461 One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com ezlinx icoupler Isolated Interface Development Environment
More informationDolphin In-Circuit programming Updating Firmware in the field
Dolphin In-Circuit programming Updating Firmware in the field 1 Introduction In systems e.g. gateways, where an external microcontroller is connected to a Dolphin based product like a TCM300 it might be
More informationAGIPD Interface Electronic Prototyping
AGIPD Interface Electronic Prototyping P.Goettlicher I. Sheviakov M. Zimmer - Hardware Setup, Measurements - ADC (AD9252 14bit x 8ch x 50msps ) readout - Custom 10G Ethernet performance - Conclusions Test
More informationDEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS
DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS U. Pogliano, B. Trinchera, G.C. Bosco and D. Serazio INRIM Istituto Nazionale di Ricerca Metrologica Torino (Italia)
More informationAMC13 T1 Rev 2 Preliminary Design Review. E. Hazen Boston University. 2012-10-30 E. Hazen - AMC13 T1 V2 1
13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University 2012-10-30 E. Hazen - 13 T1 V2 1 Scope of this Review Background: 13 T1 board is being revised to support 10 GbE per request from CDAQ group
More informationAlazarTech SDK Programmer s Guide. Version 5.8.2 May 28, 2010
AlazarTech SDK Programmer s Guide Version 5.8.2 May 28, 2010 License Agreement Important By using this software you accept the following terms of this License Agreement. If you do not agree with these
More informationBuilding a Simulink model for real-time analysis V1.15.00. Copyright g.tec medical engineering GmbH
g.tec medical engineering GmbH Sierningstrasse 14, A-4521 Schiedlberg Austria - Europe Tel.: (43)-7251-22240-0 Fax: (43)-7251-22240-39 office@gtec.at, http://www.gtec.at Building a Simulink model for real-time
More informationDevelopment. Igor Sheviakov Manfred Zimmer Peter Göttlicher Qingqing Xia. AGIPD Meeting 01-02 April, 2014
Textmasterformat AGIPD Firmware/Software bearbeiten Igor Sheviakov Manfred Zimmer Peter Göttlicher Qingqing Xia AGIPD Meeting 01-02 April, 2014 Outline Textmasterformat bearbeiten Reminder: hardware set-up
More informationWhat is LOG Storm and what is it useful for?
What is LOG Storm and what is it useful for? LOG Storm is a high-speed digital data logger used for recording and analyzing the activity from embedded electronic systems digital bus and data lines. It
More informationAPPLICATION NOTE GaGe CompuScope 14200-based Lightning Monitoring System
APPLICATION NOTE GaGe CompuScope 14200-based Lightning Monitoring System Challenge A customer needed to upgrade an older data acquisition unit for a real-time lightning monitoring system. Unlike many lightning
More informationHigh-Speed Gigabit Data Transmission Across Various Cable Media at Various Lengths and Data Rate
Application Report SLLA091 - November 2000 High-Speed Gigabit Data Transmission Across Various Cable Media at Various Lengths and Data Rate Boyd Barrie, Huimin Xia ABSTRACT Wizard Branch, Bus Solution
More informationSilicon Seminar. Optolinks and Off Detector Electronics in ATLAS Pixel Detector
Silicon Seminar Optolinks and Off Detector Electronics in ATLAS Pixel Detector Overview Requirements The architecture of the optical links for the ATLAS pixel detector ROD BOC Optoboard Requirements of
More informationThe modular concept of the MPA-3 system is designed to enable easy accommodation to a huge variety of experimental requirements.
HARDWARE DESCRIPTION The modular concept of the MPA-3 system is designed to enable easy accommodation to a huge variety of experimental requirements. BASE MODULE GO LINE Digital I/O 8 Analog Out AUX 1
More informationEmbedded Systems Design Course Applying the mbed microcontroller
Embedded Systems Design Course Applying the mbed microcontroller Serial communications with SPI These course notes are written by R.Toulson (Anglia Ruskin University) and T.Wilmshurst (University of Derby).
More informationMONOCHROME RGB YCbCr VIDEO DIGITIZER
Active Silicon SNAPPER-PMC-8/24 MONOCHROME RGB YCbCr VIDEO DIGITIZER High quality analogue video acquisition board with square pixel sampling for CCIR, EIA (RS-170) standards, and nonstandard video formats.
More informationExtended Boundary Scan Test breaching the analog ban. Marcel Swinnen, teamleader test engineering
Extended Boundary Scan Test breaching the analog ban Marcel Swinnen, teamleader test engineering 11-11-2014 2 zero-defect quality impossible to produce zero-defect boards early involvement services (Design
More informationAN3998 Application note
Application note PDM audio software decoding on STM32 microcontrollers 1 Introduction This application note presents the algorithms and architecture of an optimized software implementation for PDM signal
More informationAtmel Norway 2005. XMEGA Introduction
Atmel Norway 005 XMEGA Introduction XMEGA XMEGA targets Leadership on Peripheral Performance Leadership in Low Power Consumption Extending AVR market reach XMEGA AVR family 44-100 pin packages 16K 51K
More informationRPDO 1 TPDO 1 TPDO 5 TPDO 6 TPDO 7 TPDO 8
EN ZC - 6DI8DO CANopen I/O Module 6 Digital Input 8 Digital Output Or 8 Counters (3 bit) 8 Digital input 8 Digital output User Manual Contents: Features PDOs PDO Type Emergency Message Functional Diagrams
More informationThe new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links. Filippo Costa on behalf of the ALICE DAQ group
The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links Filippo Costa on behalf of the ALICE DAQ group DATE software 2 DATE (ALICE Data Acquisition and Test Environment) ALICE is a
More informationSPADIC: CBM TRD Readout ASIC
SPADIC: CBM TRD Readout ASIC Tim Armbruster tim.armbruster@ziti.uni-heidelberg.de HIC for FAIR, Darmstadt Schaltungstechnik Schaltungstechnik und und February 2011 Visit http://spadic.uni-hd.de 1. Introduction
More informationVME Data Acquisition System: Fundamentals and Beyond. Abhinav Kumar Bhabha Atomic Research Centre, Mumbai March 2011
VME Data Acquisition System: Fundamentals and Beyond Abhinav Kumar Bhabha Atomic Research Centre, Mumbai March 2011 Presentation Outline Chapter 1 -------------------------------- Introduction to VME Chapter
More informationUsing the HT46R46 I/O Ports to Implement Half-Duplex SPI Communication
Using the HT46R46 I/O Ports to Implement Half-Duplex SPI Communication D/N: HA0150E Introduction This application explains how to use two I/O lines on the HT46R46 to implement half-duplex SPI communication.
More informationTechnical Information Manual
Technical Information Manual Revision n.1 4 January 2004 Mod. Table of Contents TABLE OF CONTENTS... I 1 GENERAL DESCRIPTION...1 1.1 OVERVIEW...1 1.2 MAIN TECHNICAL SPECIFICATIONS...1 2 FUNCTIONAL DESCRIPTION...2
More information[Download Tech Notes TN-11, TN-18 and TN-25 for more information on D-TA s Record & Playback solution] SENSOR PROCESSING FOR DEMANDING APPLICATIONS 29
is an extremely scalable and ultra-fast 10 Gigabit record and playback system. It is designed to work with D-TA sensor signal acquisition products that are 10 Gigabit (10GbE) network attached. The can
More informationVersions. Q.station Q.station T. Q.station D. Q.station DT x x
Most important features: Very high data rates up to 100 khz each channel 100 khz at 16 channels, 10 khz at 128 channels 64 Q.bloxx modules connectable Ethernet interface for configuration and data output
More informationDevelopment of the electromagnetic calorimeter waveform digitizers for the Fermilab Muon g-2 experiment
Development of the electromagnetic calorimeter waveform digitizers for the Fermilab g-2 experiment 1 on behalf of the Fermilab E989 g-2 Collaboration European Physical Society Conference on High Energy
More informationS2000 Spectrometer Data Sheet
Description The Ocean Optics OEM S2000 Spectrometer includes the linear CCD-array optical bench, plus the circuits necessary for spectrometer operation. The result is a compact, flexible system with no
More informationCAPTAN: A Hardware Architecture for Integrated Data Acquisition, Control, and Analysis for Detector Development
FERMILAB-PUB-08-527-CD CAPTAN: A Hardware Architecture for Integrated Data Acquisition, Control, and Analysis for Detector Development Marcos Turqueti, Ryan A. Rivera, Alan Prosser, Jeffry Andresen and
More informationStatus of CBM-XYTER Development
Status of CBM-XYTER Development Latest Results of the CSA/ADC Test-Chip Tim Armbruster tim.armbruster@ziti.uni-heidelberg.de Heidelberg University Schaltungstechnik Schaltungstechnik und und 14th CBM CM
More informationElectronics GRETINA Project
Electronics GRETINA Project Requirement Document Sergio Zimmermann July 24, 2004 ANL Electronics Workshop, Schedule 1 Outline Doc Data Base Justification Document types Functional requirements List of
More informationCalibration and performance test of the Very Front End electronics for the CMS electromagnetic calorimeter
Calibration and performance test of the Very Front End electronics for the CMS electromagnetic calorimeter Jan Blaha IPN Lyon 10th Topical Seminar on Innovative Particle and Radiation Detectors (IPRD06)
More informationDDR3 DIMM Slot Interposer
DDR3 DIMM Slot Interposer DDR3-1867 Digital Validation High Speed DDR3 Digital Validation Passive 240-pin DIMM Slot Interposer Custom Designed for Agilent Logic Analyzers Compatible with Agilent Software
More informationSilicon Lab Bonn. Physikalisches Institut Universität Bonn. DEPFET Test System Test Beam @ DESY
Silicon Lab Bonn Physikalisches Institut Universität Bonn DEPFET Test System Test Beam @ DESY H. Krüger, EUDET Brainstorming, 3/4.11.2005 1 SI LAB DEPFET Prototype System DEPFET sensors 64 x 128 pixels,
More informationOverview of the GRETINA Auxiliary Detector Interface
28 Jan 2006 Aux.Det.Wkshp 1 Overview of the GRETINA Auxiliary Detector Interface David Radford ORNL Auxiliary Detectors Workshop Washington Universtity 28 Jan 2006 28 Jan 2006 Aux.Det.Wkshp 2 Outline The
More informationDesigning the Solution for Electrochemistry Potentiostat/Galvanostat І Battery Cycler І Fuel Cell Test Station +82-2-578-6516 І sales@wonatech.
ZIVE Electrochemical Workstations ZIVE SP2 Designing the Solution for Electrochemistry Potentiostat/Galvanostat І Battery Cycler І Fuel Cell Test Station +82-2-578-6516 І sales@wonatech.com www.wonatech.com
More informationNational CR16C Family On-Chip Emulation. Contents. Technical Notes V9.11.75
_ V9.11.75 Technical Notes National CR16C Family On-Chip Emulation Contents Contents... 1 1 Introduction... 2 2 Emulation options... 3 2.1 Hardware Options... 3 2.2 Initialization Sequence... 4 2.3 JTAG
More informationReconfigurable System-on-Chip Design
Reconfigurable System-on-Chip Design MITCHELL MYJAK Senior Research Engineer Pacific Northwest National Laboratory PNNL-SA-93202 31 January 2013 1 About Me Biography BSEE, University of Portland, 2002
More informationAlazarTech SDK Programmer s Guide. Version 6.0.3 June 16, 2011
AlazarTech SDK Programmer s Guide Version 6.0.3 June 16, 2011 License Agreement Important By using this software you accept the following terms of this License Agreement. If you do not agree with these
More informationMANUAL FOR RX700 LR and NR
MANUAL FOR RX700 LR and NR 2013, November 11 Revision/ updates Date, updates, and person Revision 1.2 03-12-2013, By Patrick M Affected pages, ETC ALL Content Revision/ updates... 1 Preface... 2 Technical
More informationThe Autolab control command is located in the Measurement General group of commands.
Version 1.11.0 NOVA Autolab control tutorial 1 The Autolab control command The Autolab control command is one of the most important commands in the NOVA software. Through this command, all of the hardware
More informationSistemi di acquisizione. Grazie al sito National Instruments
Sistemi di acquisizione Grazie al sito National Instruments Tipiche funzionalità per scheda Ingressi analogici 8-32 canali Amplificazione controllabile da PC Uscite analogiche (di solito 2) Ingressi per
More informationPOCKET SCOPE 2. The idea 2. Design criteria 3
POCKET SCOPE 2 The idea 2 Design criteria 3 Microcontroller requirements 3 The microcontroller must have speed. 3 The microcontroller must have RAM. 3 The microcontroller must have secure Flash. 3 The
More informationCommand Processor for MPSSE and MCU Host Bus Emulation Modes
Future Technology Devices International Ltd. Application Note AN_108 Command Processor for MPSSE and MCU Host Bus Emulation Modes Document Reference No.: FT_000109 Version 1.5 Issue Date: 2011-09-09 This
More informationb 1 is the most significant bit (MSB) The MSB is the bit that has the most (largest) influence on the analog output
CMOS Analog IC Design - Chapter 10 Page 10.0-5 BLOCK DIAGRAM OF A DIGITAL-ANALOG CONVERTER b 1 is the most significant bit (MSB) The MSB is the bit that has the most (largest) influence on the analog output
More informationLogiCORE IP AXI Performance Monitor v2.00.a
LogiCORE IP AXI Performance Monitor v2.00.a Product Guide Table of Contents IP Facts Chapter 1: Overview Target Technology................................................................. 9 Applications......................................................................
More informationOpen Flow Controller and Switch Datasheet
Open Flow Controller and Switch Datasheet California State University Chico Alan Braithwaite Spring 2013 Block Diagram Figure 1. High Level Block Diagram The project will consist of a network development
More informationBenefits and Potential Dangers of Using USB for Test & Measurement Applications. Benefits of Using USB for Test and Measurement
Benefits and Potential Dangers of Using USB for Test & Measurement Applications What is USB? USB (Universal Serial Bus) is a standard that was developed by a group of manufacturers (including Intel, Microsoft,
More informationDigital to Analog and Analog to Digital Conversion
Real world (lab) is Computer (binary) is digital Digital to Analog and Analog to Digital Conversion V t V t D/A or DAC and A/D or ADC D/A Conversion Computer DAC A/D Conversion Computer DAC Digital to
More informationLLRF. Digital RF Stabilization System
LLRF Digital RF Stabilization System Many instruments. Many people. Working together. Stability means knowing your machine has innovative solutions. For users, stability means a machine achieving its full
More informationWhat is the difference between an equivalent time sampling oscilloscope and a real-time oscilloscope?
What is the difference between an equivalent time sampling oscilloscope and a real-time oscilloscope? Application Note In the past, deciding between an equivalent time sampling oscilloscope and a real
More informationDS1621 Digital Thermometer and Thermostat
www.maxim-ic.com FEATURES Temperature measurements require no external components Measures temperatures from -55 C to +125 C in 0.5 C increments. Fahrenheit equivalent is -67 F to 257 F in 0.9 F increments
More informationLocal Interconnect Network Training. Local Interconnect Network Training. Overview
Overview Local Interconnect Network Training History and introduction Technical features The ISO/OSI reference model and LIN Frames Message Frames Communication concept of LIN Command Frames and Extended
More informationDS1621 Digital Thermometer and Thermostat
Digital Thermometer and Thermostat www.dalsemi.com FEATURES Temperature measurements require no external components Measures temperatures from 55 C to +125 C in 0.5 C increments. Fahrenheit equivalent
More informationJNIOR. Overview. Get Connected. Get Results. JNIOR Model 310. JNIOR Model 312. JNIOR Model 314. JNIOR Model 410
The INTEG is an Ethernet I/O (digital, analog) device that monitors and controls a small set of process signals. functions as both basic I/O for integration with another application or system AND as a
More informationAND8336. Design Examples of On Board Dual Supply Voltage Logic Translators. Prepared by: Jim Lepkowski ON Semiconductor. http://onsemi.
Design Examples of On Board Dual Supply Voltage Logic Translators Prepared by: Jim Lepkowski ON Semiconductor Introduction Logic translators can be used to connect ICs together that are located on the
More informationVADC Versatile Analog to Digital Converter. XMC Microcontrollers August 2014
Versatile Analog to Digital Converter XMC Microcontrollers August 2014 TRIGGER AND GATING EVENT GENERATION Versatile Analog to Digital Converter Highlights QUEUE SOURCE SCAN SOURCE ARBITRATION BCKGND SOURCE
More informationAXI Performance Monitor v5.0
AXI Performance Monitor v5.0 LogiCORE IP Product Guide Vivado Design Suite Table of Contents IP Facts Chapter 1: Overview Advanced Mode...................................................................
More informationChapter 13. PIC Family Microcontroller
Chapter 13 PIC Family Microcontroller Lesson 01 PIC Characteristics and Examples PIC microcontroller characteristics Power-on reset Brown out reset Simplified instruction set High speed execution Up to
More informationA PC-BASED TIME INTERVAL COUNTER WITH 200 PS RESOLUTION
35'th Annual Precise Time and Time Interval (PTTI) Systems and Applications Meeting San Diego, December 2-4, 2003 A PC-BASED TIME INTERVAL COUNTER WITH 200 PS RESOLUTION Józef Kalisz and Ryszard Szplet
More informationPart 1. MAX 525 12BIT DAC with an Arduino Board. MIDI to Voltage Converter Part1
MIDI to Voltage Converter Part 1 MAX 525 12BIT DAC with an Arduino Board 1 What you need: 2 What you need : Arduino Board (Arduino Mega 2560) 3 What you need : Arduino Board (Arduino Mega 2560) Digital
More informationLEN s.r.l. Via S. Andrea di Rovereto 33 c.s. 16043 CHIAVARI (GE) Tel. +39 0185 318444 - Fax +39 0185 472835 mailto: len@len.it url: http//www.len.
MA511 General Index 1 INTRODUCTION... 3 1.1 HARDWARE FEATURES:... 4 2 INTERFACE... 5 2.1 KEYBOARD... 6 2.2 POWER ON... 7 2.3 POWER OFF... 7 2.4 DETECTOR CONNECTION... 7 2.5 DETECTOR SUBSTITUTION...7 3
More informationTechnical Writing - VME Interface and Data Storage Solutions
ADC board for BOREXINO experiment DRAFT SPECIFICATIONS Paolo Musico, Armida Nostro INFN Genova - via Dodecaneso, 33-16146 - GENOVA - Italy 16 April 1998 Abstract In this document we define the technical
More informationTiming Errors and Jitter
Timing Errors and Jitter Background Mike Story In a sampled (digital) system, samples have to be accurate in level and time. The digital system uses the two bits of information the signal was this big
More informationCMOS OV7660 Camera Module 1/5-Inch 0.3-Megapixel Module Datasheet
CMOS OV7660 Camera Module 1/5-Inch 0.3-Megapixel Module Datasheet Rev 1.0, June 2013 Table of Contents 1 Introduction...2 2 Features...3 3 Key Specifications...4 4 Application...4 5 Pin Definition...6
More informationSection 14. Compare/Capture/PWM (CCP)
M Section 14. Compare/Capture/PWM (CCP) HIGHLIGHTS This section of the manual contains the following major topics: 14.1 Introduction...14-2 14.2 Control Register...14-3 14.3 Capture Mode...14-4 14.4 Compare
More informationATB50v1 GPRS / GPS Based Fleet Management Terminal. Datasheet
ATB50v1 GPRS / GPS Based Fleet Management Terminal Datasheet Contents 1. Introduction... 2 2. Block Diagram... 2 3. Technical Specifications... 3 4. Functional Specifications... 4 5. Connector Description...
More informationAlarms of Stream MultiScreen monitoring system
STREAM LABS Alarms of Stream MultiScreen monitoring system Version 1.0, June 2013. Version history Version Author Comments 1.0 Krupkin V. Initial version of document. Alarms for MPEG2 TS, RTMP, HLS, MMS,
More informationFREQUENCY RESPONSE ANALYZERS
FREQUENCY RESPONSE ANALYZERS Dynamic Response Analyzers Servo analyzers When you need to stabilize feedback loops to measure hardware characteristics to measure system response BAFCO, INC. 717 Mearns Road
More informationOPTIMIZE DMA CONFIGURATION IN ENCRYPTION USE CASE. Guillène Ribière, CEO, System Architect
OPTIMIZE DMA CONFIGURATION IN ENCRYPTION USE CASE Guillène Ribière, CEO, System Architect Problem Statement Low Performances on Hardware Accelerated Encryption: Max Measured 10MBps Expectations: 90 MBps
More informationOPENUPS. 6-30V Intelligent Uninterruptible Power Supply. Installation Guide. Version 1.0f P/N OPENUPS-06
OPENUPS 6-30V Intelligent Uninterruptible Power Supply Installation Guide Version 1.0f P/N OPENUPS-06 Before you start Please take a moment and read this manual before you install the OPENUPS. Often times,
More informationPCAN-USB CAN Interface for USB. User Manual. Document version 2.3.2 (2015-09-03)
PCAN-USB CAN Interface for USB User Manual Document version 2.3.2 (2015-09-03) Products taken into account Product Name Model Part Number PCAN-USB IPEH-002021 PCAN-USB opto-decoupled Galvanic isolation
More informationIntegrating PCI Express into the PXI Backplane
Integrating PCI Express into the PXI Backplane PCI Express Overview Serial interconnect at 2.5 Gbits/s PCI transactions are packetized and then serialized Low-voltage differential signaling, point-to-point,
More informationEmbedded Linux RADAR device
Embedded Linux Conference Europe 2012 (Barcelona - November 5-7) Embedded Linux RADAR device Taking advantage on Linaro tools and HTML5 AJAX real-time visualization Agustí FONTQUERNI GORCHS af@iseebcn.com
More informationDATA LOGGER AND REMOTE MONITORING SYSTEM FOR MULTIPLE PARAMETER MEASUREMENT APPLICATIONS. G.S. Nhivekar, R.R.Mudholker
e -Journal of Science & Technology (e-jst) e-περιοδικό Επιστήμης & Τεχνολογίας 55 DATA LOGGER AND REMOTE MONITORING SYSTEM FOR MULTIPLE PARAMETER MEASUREMENT APPLICATIONS G.S. Nhivekar, R.R.Mudholker Department
More informationThe muon L0 Off Detector Electronics (ODE) for the LHCb experiment
The muon L0 Off Detector Electronics (ODE) for the LHCb experiment A. Balla, M. Beretta, M. Carletti, P. Ciambrone, G. Corradi, G. Felici INFN Laboratori Nazionali di Frascati - Via E. Fermi 40, 044 Frascati
More informationImplementing SPI Communication Between MSP430 G2452 and LTC2382-16 ADC
Implementing SPI Communication Between MSP430 G2452 and LTC2382-16 ADC Enwei Gu Nov. 12, 2011 MCU ADC MSP430- G2452 LTC2382-16 16- bits SPI Keywords 1 Abstract This document describes and shows how to
More informationProcess Control and Automation using Modbus Protocol
Process Control and Automation using Modbus Protocol Modbus is the fundamental network protocol used in most industrial applications today. It is universal, open and an easy to use protocol. Modbus has
More informationTiming calibration in NEMO. M. Circella Istituto Nazionale di Fisica Nucleare, Bari on behalf of the NEMO Collaboration
Timing calibration in NEMO M. Circella Istituto Nazionale di Fisica Nucleare, Bari on behalf of the NEMO Collaboration NEMO Telescope layout 200 m Tower 200 m 1 primary Junction Box 8 secondary Junction
More informationCold-Junction-Compensated K-Thermocoupleto-Digital Converter (0 C to +1024 C)
19-2235; Rev 1; 3/02 Cold-Junction-Compensated K-Thermocoupleto-Digital General Description The performs cold-junction compensation and digitizes the signal from a type-k thermocouple. The data is output
More informationSMS GSM Alarm Messenger
SMS GSM Alarm Messenger Data Logging Alarm Input Relay Output Voice Temperature Humidity Analog Input Capture and Send Data via SMS Report triggered alarm via SMS Output triggered via SMS Auto pick up
More informationDigitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah
(DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de NIOS II 1 1 What is Nios II? Altera s Second Generation
More informationeztcp Technical Document Modbus/TCP of eztcp Caution: Specifications of this document may be changed without prior notice for improvement.
eztcp Technical Document Modbus/TCP of eztcp Version 1.3 Caution: Specifications of this document may be changed without prior notice for improvement. Sollae Systems Co., Ltd. http://www.sollae.co.kr Contents
More informationEnDat 2.2 Bidirectional Interface for Position Encoders
Technical Information EnDat 2.2 Bidirectional Interface for Position Encoders Digital drive systems and feedback loops with position s for measured value acquisition require fast data transfer with high
More informationJitter in PCIe application on embedded boards with PLL Zero delay Clock buffer
Jitter in PCIe application on embedded boards with PLL Zero delay Clock buffer Hermann Ruckerbauer EKH - EyeKnowHow 94469 Deggendorf, Germany Hermann.Ruckerbauer@EyeKnowHow.de Agenda 1) PCI-Express Clocking
More informationClocking Solutions. Wired Communications / Networking Wireless Communications Industrial Automotive Consumer Computing. ti.
ing Solutions Wired Communications / Networking Wireless Communications Industrial Automotive Consumer Computing ti.com/clocks 2014 Accelerate Time-to-Market with Easy-to-Use ing Solutions Texas Instruments
More informationBest Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com
Best Practises for LabVIEW FPGA Design Flow 1 Agenda Overall Application Design Flow Host, Real-Time and FPGA LabVIEW FPGA Architecture Development FPGA Design Flow Common FPGA Architectures Testing and
More informationUS-SPI New generation of High performances Ultrasonic device
US-SPI New generation of High performances Ultrasonic device Lecoeur Electronique - 19, Rue de Courtenay - 45220 CHUELLES - Tel. : +33 ( 0)2 38 94 28 30 - Fax : +33 (0)2 38 94 29 67 US-SPI Ultrasound device
More informationHigh speed pattern streaming system based on AXIe s PCIe connectivity and synchronization mechanism
High speed pattern streaming system based on AXIe s connectivity and synchronization mechanism By Hank Lin, Product Manager of ADLINK Technology, Inc. E-Beam (Electron Beam) lithography is a next-generation
More informationNote monitors controlled by analog signals CRT monitors are controlled by analog voltage. i. e. the level of analog signal delivered through the
DVI Interface The outline: The reasons for digital interface of a monitor the transfer from VGA to DVI. DVI v. analog interface. The principles of LCD control through DVI interface. The link between DVI
More informationI 2 S bus specification
1.0 INTOUCTION Many digital audio systems are being introduced into the consumer audio market, including compact disc, digital audio tape, digital sound processors, and digital TV-sound. The digital audio
More informationVehicle data acquisition using CAN By Henning Olsson, OptimumG henning.olsson@optimumg.com
Vehicle data acquisition using By Henning Olsson, OptimumG henning.olsson@optimumg.com Introduction: Data acquisition is one of the best tools to increase the understanding of vehicle behavior. One can
More informationAN4646 Application note
Application note Peripheral interconnections on STM32F401 and STM32F411 lines Introduction On top of the highest performance and the lowest power consumption of the STM32F4 family, STM32F401/411 peripherals
More information