Development. Igor Sheviakov Manfred Zimmer Peter Göttlicher Qingqing Xia. AGIPD Meeting April, 2014

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "Development. Igor Sheviakov Manfred Zimmer Peter Göttlicher Qingqing Xia. AGIPD Meeting 01-02 April, 2014"

Transcription

1 Textmasterformat AGIPD Firmware/Software bearbeiten Igor Sheviakov Manfred Zimmer Peter Göttlicher Qingqing Xia AGIPD Meeting April, 2014

2 Outline Textmasterformat bearbeiten Reminder: hardware set-up FPGA firmware/software development Reminder: concept of AGIPD FPGA firmware/software Standalone DAQ software development Status of FPGA firmware development Summary and Outlook

3 Textmasterformat bearbeiten Reminder: Hardware Set-Up Vacuum board ASICs ceramic board Digital read out Backplane Analogue boards

4 AGIPD Textmasterformat FPGA Firmware/Software bearbeiten FPGA firmware/software development

5 Textmasterformat Reminder: concept bearbeiten of AGIPD FPGA Firmware/Software PC Cmd Editor Image Image (ADC) (ADC) Files Files DAQ Control Application Image Image (ADC) (ADC) Files Files FPGA Power PC Embedded System Initial Boot Ethernet 1GbE X ASIC Chip Select & Power Switch I2C Bus Master Control Firmware Registers BRAMs IMAGE Data Master Firmware Periphery Control Base Firmware Blocks Clk, Data, SoB ADC Clk ADC Data & Clks

6 Textmasterformat bearbeiten Standalone DAQ software DAQ monitor & control application Basic features available: Gigabit Ethernet(TCP/IP) client Triggering and debugging execution of user detector algorithms Receive images packets & assembling image Record image into hard disk (Binary & ASCIIs files) ASICs chip select & power switching Advance functions in debugging and test stage

7 Textmasterformat bearbeiten Standalone DAQ software User command editor Added: Sent to FPGA to update user algorithm

8 Status Textmasterformat of AGIPD FPGA bearbeiten Firmware Things are done and working! Power PC TCP/IP Server DAQ Monitor and Control software Command interpreter (3-Lines periphery interface) Command sequence 64 channels ADC readout (*fine tuning for every FPGA board?) Record images data into DDR2 memory (Power PC DMA Engine) Transmit image data via TCP/IP Gigabit Ethernet AGIPD 10G standalone module: Faked data emulating AGIPD image structure DDR2 Memory 10G Gigabit Ethernet I2C control for ASICs chip select and power switch

9 Status Textmasterformat of AGIPD FPGA bearbeiten Firmware Talk to the ASIC periphery interface PC Cmd Editor Image Image (ADC) (ADC) Files Files Monitoring Control Application FPGA Power PC Embedded System Initial Boot Ethernet 1GbE Master Control Firmware Registers BRAMs Master Firmware Periphery Control Clk, Data, SoB

10 Status Textmasterformat of AGIPD FPGA bearbeiten Firmware 64 Channels ADC image data readout PC Cmd Editor Image Image (ADC) (ADC) Files Files Monitoring Control Application FPGA Power PC Embedded System Initial Boot Ethernet 1GbE X Master Control Firmware Registers BRAMs IMAGE Data Master Firmware Periphery Control Base Firmware Blocks Clk, Data, SoB ADC Clk ADC Data & Clks

11 Status Textmasterformat of AGIPD FPGA bearbeiten Firmware Standalone 10G Channel AGIPD Image pattern generator DDR2 memory controller 10GE firmware BRAM for one Image Image data 32 bits 10GE Dual Port FIFO Central 128 bits Data Flow 128 bits Control Channel Dual Port BRAM 64 MHz Channel Data Flow Control 64 bits MAC + XAUI Cores 4x 3.125Gbps serial data Header Distributer Header BRAM

12 Textmasterformat AGIPD Software/Firmware bearbeiten Summary & Outlook

13 Textmasterformat bearbeiten Status and Summary Standalone DAQ system development Basic features available: Gigabit Ethernet TCP/IP server Triggering and debugging execution of user detector algorithms Receive images packets & assembling image Record image into hard disk (Binary & ASCIIs files) ASICs chip select & power switching FPGA Firmware Power PC TCP/IP Ethernet Client PC DAQ System Command Interpreter (3-Lines ASIC periphery interface) Command Editor 64 channels ADC readout (image data) Record images data into DDR2 memory (Power PC DMA Engine) Transmit image data via TCP/IP Gigabit Ethernet I2C control for ASICs chip select and power switch AGIPD 10G standalone module: Faked data emulating AGIPD image structure DDR2 Memory 10G Gigabit Ethernet

14 Textmasterformat bearbeiten Things to do Preparation for beam test in APS in June Shipping list cross check with FS-DS Standalone DAQ system More user friendly and simplified GUI interface 10G UDP listener test FPGA Firmware Understanding the instability of ADC readout (hardware? Firmware?) Fine Tuning of ADC synchronization with ASIC command Pattern A,B,C tests (command editor templates) 10G module integration APS conditions (trigger, timing, ) adaption Hardware debugging

15 Textmasterformat AGIPD Software/Firmware bearbeiten Thank You!

16 Textmasterformat AGIPD Software/Firmware bearbeiten Spare Slides

AGIPD Interface Electronic Prototyping

AGIPD Interface Electronic Prototyping AGIPD Interface Electronic Prototyping P.Goettlicher I. Sheviakov M. Zimmer - Hardware Setup, Measurements - ADC (AD9252 14bit x 8ch x 50msps ) readout - Custom 10G Ethernet performance - Conclusions Test

More information

What is LOG Storm and what is it useful for?

What is LOG Storm and what is it useful for? What is LOG Storm and what is it useful for? LOG Storm is a high-speed digital data logger used for recording and analyzing the activity from embedded electronic systems digital bus and data lines. It

More information

The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links. Filippo Costa on behalf of the ALICE DAQ group

The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links. Filippo Costa on behalf of the ALICE DAQ group The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links Filippo Costa on behalf of the ALICE DAQ group DATE software 2 DATE (ALICE Data Acquisition and Test Environment) ALICE is a

More information

Trigger & DAQ. Ryan Rivera 8/03/2015. Mu2e

Trigger & DAQ. Ryan Rivera 8/03/2015. Mu2e Trigger & DAQ Ryan Rivera 8/03/2015 TDAQ Scope Includes Optical links between detector and DAQ (bi-directional, control and data) DAQ Servers (detector interface, event building, online processing) Timing

More information

AMC13 T1 Rev 2 Preliminary Design Review. E. Hazen Boston University. 2012-10-30 E. Hazen - AMC13 T1 V2 1

AMC13 T1 Rev 2 Preliminary Design Review. E. Hazen Boston University. 2012-10-30 E. Hazen - AMC13 T1 V2 1 13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University 2012-10-30 E. Hazen - 13 T1 V2 1 Scope of this Review Background: 13 T1 board is being revised to support 10 GbE per request from CDAQ group

More information

1. Introduction. GANIL proposal for software architecture of the GET system. Authors : Frédéric Saillant, Bruno Raine, GANIL

1. Introduction. GANIL proposal for software architecture of the GET system. Authors : Frédéric Saillant, Bruno Raine, GANIL GANIL proposal for software architecture of the GET system Authors : Frédéric Saillant, Bruno Raine, GANIL 1. Introduction The aim of this document is to describe the general architecture of the software

More information

HANIC 100G: Hardware accelerator for 100 Gbps network traffic monitoring

HANIC 100G: Hardware accelerator for 100 Gbps network traffic monitoring CESNET Technical Report 2/2014 HANIC 100G: Hardware accelerator for 100 Gbps network traffic monitoring VIKTOR PUš, LUKÁš KEKELY, MARTIN ŠPINLER, VÁCLAV HUMMEL, JAN PALIČKA Received 3. 10. 2014 Abstract

More information

TOE2-IP FTP Server Demo Reference Design Manual Rev1.0 9-Jan-15

TOE2-IP FTP Server Demo Reference Design Manual Rev1.0 9-Jan-15 TOE2-IP FTP Server Demo Reference Design Manual Rev1.0 9-Jan-15 1 Introduction File Transfer Protocol (FTP) is the protocol designed for file sharing over internet. By using TCP/IP for lower layer, FTP

More information

CS 326e F2002 Lab 1. Basic Network Setup & Ethereal Time: 2 hrs

CS 326e F2002 Lab 1. Basic Network Setup & Ethereal Time: 2 hrs CS 326e F2002 Lab 1. Basic Network Setup & Ethereal Time: 2 hrs Tasks: 1 (10 min) Verify that TCP/IP is installed on each of the computers 2 (10 min) Connect the computers together via a switch 3 (10 min)

More information

Data Concentrator Modules ATLB. ZYNQ Board EMC DC. VME Gigabit ETH xtca. Advanced Trigger Logic Board. Stand Alone. PANDA EMC Data Concentrator

Data Concentrator Modules ATLB. ZYNQ Board EMC DC. VME Gigabit ETH xtca. Advanced Trigger Logic Board. Stand Alone. PANDA EMC Data Concentrator Data Concentrator Modules ATLB Advanced Trigger Logic Board ZYNQ Board Stand Alone EMC DC PANDA EMC Data Concentrator VME Gigabit ETH xtca Data Concentrator Modules ATLB Advanced Trigger Logic Board ATLB

More information

Open Flow Controller and Switch Datasheet

Open Flow Controller and Switch Datasheet Open Flow Controller and Switch Datasheet California State University Chico Alan Braithwaite Spring 2013 Block Diagram Figure 1. High Level Block Diagram The project will consist of a network development

More information

System-on-a-Chip with Security Modules for Network Home Electric Appliances

System-on-a-Chip with Security Modules for Network Home Electric Appliances System-on-a-Chip with Security Modules for Network Home Electric Appliances V Hiroyuki Fujiyama (Manuscript received November 29, 2005) Home electric appliances connected to the Internet and other networks

More information

XMC Modules. XMC-6260-CC 10-Gigabit Ethernet Interface Module with Dual XAUI Ports. Description. Key Features & Benefits

XMC Modules. XMC-6260-CC 10-Gigabit Ethernet Interface Module with Dual XAUI Ports. Description. Key Features & Benefits XMC-6260-CC 10-Gigabit Interface Module with Dual XAUI Ports XMC module with TCP/IP offload engine ASIC Dual XAUI 10GBASE-KX4 ports PCIe x8 Gen2 Description Acromag s XMC-6260-CC provides a 10-gigabit

More information

Network Performance Optimisation and Load Balancing. Wulf Thannhaeuser

Network Performance Optimisation and Load Balancing. Wulf Thannhaeuser Network Performance Optimisation and Load Balancing Wulf Thannhaeuser 1 Network Performance Optimisation 2 Network Optimisation: Where? Fixed latency 4.0 µs Variable latency

More information

CMS Tracker module / hybrid tests and DAQ development for the HL-LHC

CMS Tracker module / hybrid tests and DAQ development for the HL-LHC CMS Tracker module / hybrid tests and DAQ development for the HL-LHC S. Mersi, G. Auzinger georg.auzinger@cern.ch 1 Outline Reminder: the Ph2 CMS Tracker upgrade pt Modules: principle, elements, electronics

More information

ROM Status. Luciana Carota, Ignazio Lax and Umberto Marconi INFN Sezione di Bologna. LNF March, 2012

ROM Status. Luciana Carota, Ignazio Lax and Umberto Marconi INFN Sezione di Bologna. LNF March, 2012 ROM Status Luciana Carota, Ignazio Lax and Umberto Marconi INFN Sezione di Bologna LNF March, 2012 L1 accept trigger info DAQ possible architecture Trigger 1 ROM 10 GbEthernet conneclons throughout the

More information

CCS Hardware Test and Commissioning Plan

CCS Hardware Test and Commissioning Plan CCS Hardware Test and Commissioning Plan ECAL Off-Detector Electronics Workshop 7-8 April. 2005 Kostas Kloukinas CERN Overview CCS Development Status Production Plan CCS during Integration and Commissioning

More information

In-System Programmer USER MANUAL RN-ISP-UM RN-WIFLYCR-UM-.01. www.rovingnetworks.com 1

In-System Programmer USER MANUAL RN-ISP-UM RN-WIFLYCR-UM-.01. www.rovingnetworks.com 1 RN-WIFLYCR-UM-.01 RN-ISP-UM In-System Programmer 2012 Roving Networks. All rights reserved. Version 1.1 1/19/2012 USER MANUAL www.rovingnetworks.com 1 OVERVIEW You use Roving Networks In-System-Programmer

More information

Xilinx 7 Series FPGA Power Benchmark Design Summary May 2015

Xilinx 7 Series FPGA Power Benchmark Design Summary May 2015 Xilinx 7 Series FPGA Power Benchmark Design Summary May 15 Application-centric Benchmarking Process 1G Packet Processor OTN Muxponder ASIC Emulation Wireless Radio & Satellite Modem Edge QAM AVB Switcher

More information

C-GEP 100 Monitoring application user manual

C-GEP 100 Monitoring application user manual C-GEP 100 Monitoring application user manual 1 Introduction: C-GEP is a very versatile platform for network monitoring applications. The ever growing need for network bandwith like HD video streaming and

More information

High-Density Network Flow Monitoring

High-Density Network Flow Monitoring Petr Velan petr.velan@cesnet.cz High-Density Network Flow Monitoring IM2015 12 May 2015, Ottawa Motivation What is high-density flow monitoring? Monitor high traffic in as little rack units as possible

More information

Using FPGAs to Generate Gigabit Ethernet Data Transfers and Studies of the Network Performance of DAQ Protocols

Using FPGAs to Generate Gigabit Ethernet Data Transfers and Studies of the Network Performance of DAQ Protocols Using FPGAs to Generate Gigabit Ethernet Data Transfers and Studies of the Network Performance of DAQ Protocols Dave Bailey, Richard Hughes-Jones, Marc Kelly The University of Manchester, UK Abstract FPGA

More information

Getting the most TCP/IP from your Embedded Processor

Getting the most TCP/IP from your Embedded Processor Getting the most TCP/IP from your Embedded Processor Overview Introduction to TCP/IP Protocol Suite Embedded TCP/IP Applications TCP Termination Challenges TCP Acceleration Techniques 2 Getting the most

More information

Easy H.264 video streaming with Freescale's i.mx27 and Linux

Easy H.264 video streaming with Freescale's i.mx27 and Linux Libre Software Meeting 2009 Easy H.264 video streaming with Freescale's i.mx27 and Linux July 8th 2009 LSM, Nantes: Easy H.264 video streaming with i.mx27 and Linux 1 Presentation plan 1) i.mx27 & H.264

More information

Autonomous NetFlow Probe

Autonomous NetFlow Probe Autonomous Ladislav Lhotka lhotka@cesnet.cz Martin Žádník xzadni00@stud.fit.vutbr.cz TF-CSIRT meeting, September 15, 2005 Outline 1 2 Specification Hardware Firmware Software 3 4 Short-term fixes Test

More information

Tyrant: A High Performance Storage over IP Switch Engine

Tyrant: A High Performance Storage over IP Switch Engine Tyrant: A High Performance Storage over IP Switch Engine Stuart Oberman, Rodney Mullendore, Kamran Malik, Anil Mehta, Keith Schakel, Michael Ogrinc, Dane Mrazek Hot Chips 13, August 2001 1 Background:

More information

Gigabit Ethernet Design

Gigabit Ethernet Design Gigabit Ethernet Design Laura Jeanne Knapp Network Consultant 1-919-254-8801 laura@lauraknapp.com www.lauraknapp.com Tom Hadley Network Consultant 1-919-301-3052 tmhadley@us.ibm.com HSEdes_ 010 ed and

More information

8-ch RAID0 Design by using SATA Host IP Manual Rev1.0 9-Jun-15

8-ch RAID0 Design by using SATA Host IP Manual Rev1.0 9-Jun-15 8-ch RAID0 Design by using SATA Host IP Manual Rev1.0 9-Jun-15 1 Overview RAID0 system uses multiple storages to extend total storage capacity and increase write/read performance to be N times. Assumed

More information

Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor

Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor Von der Hardware zur Software in FPGAs mit Embedded Prozessoren Alexander Hahn Senior Field Application Engineer Lattice Semiconductor AGENDA Overview Mico32 Embedded Processor Development Tool Chain HW/SW

More information

DdcServer Network Channel Bonding

DdcServer Network Channel Bonding Network Channel Bonding Project Date 2005 05 04 Reference Author ddcserver/networkbonding 2 Dr Terry Barnaby Introduction This document covers the possible network configurations to enable the use of multiple

More information

Electron-Muon Ranger (EMR)

Electron-Muon Ranger (EMR) Electron-Muon Ranger (EMR) Status of EMR Project R.Asfandiyarov 1, P.Béné 1, R.Bloch 1, A.Blondel 1, D.Bolognini 3 F.Cadoux 1, S.Débieux 1, J-S.Graulich 1, C.Husi 1, D.Lietti 3, F.Masciocchi 1, L.Nicola

More information

USB readout board for PEBS Performance test

USB readout board for PEBS Performance test June 11, 2009 Version 1.0 USB readout board for PEBS Performance test Guido Haefeli 1 Li Liang 2 Abstract In the context of the PEBS [1] experiment a readout board was developed in order to facilitate

More information

[Download Tech Notes TN-11, TN-18 and TN-25 for more information on D-TA s Record & Playback solution] SENSOR PROCESSING FOR DEMANDING APPLICATIONS 29

[Download Tech Notes TN-11, TN-18 and TN-25 for more information on D-TA s Record & Playback solution] SENSOR PROCESSING FOR DEMANDING APPLICATIONS 29 is an extremely scalable and ultra-fast 10 Gigabit record and playback system. It is designed to work with D-TA sensor signal acquisition products that are 10 Gigabit (10GbE) network attached. The can

More information

Febex Data Acquisition System

Febex Data Acquisition System Febex Data Acquisition System (FPGA Hit Finder and Energy Filter for the FEBEX Pipelining ADC) Dr. Ivan Rusanov for CSEE, GSI - Darmstadt CSEE meeting, GSI 24.02.2014., Darmstadt The Febex Data AcquisitionSystem

More information

UG103.8 APPLICATION DEVELOPMENT FUNDAMENTALS: TOOLS

UG103.8 APPLICATION DEVELOPMENT FUNDAMENTALS: TOOLS APPLICATION DEVELOPMENT FUNDAMENTALS: TOOLS This document provides an overview of the toolchain used to develop, build, and deploy EmberZNet and Silicon Labs Thread applications, and discusses some additional

More information

Zynq SATA Storage Extension (Zynq SSE) - NAS. Technical Brief 20140501 from Missing Link Electronics:

Zynq SATA Storage Extension (Zynq SSE) - NAS. Technical Brief 20140501 from Missing Link Electronics: Technical Brief 20140501 from Missing Link Electronics: Zynq SSE for Network-Attached Storage for the Avnet Mini-ITX For the evaluation of Zynq SSE MLE supports two separate hardware platforms: The Avnet

More information

ITER Fast Plant System Controller Prototype Based on PXI Platform

ITER Fast Plant System Controller Prototype Based on PXI Platform ITER Fast Plant System Controller Prototype Based on PXI Platform M.Ruiz & J.Vega on behalf of CIEMAT/UPM/IST/ITER team Universidad Politécnica de Madrid Asociación Euratom/CIEMAT IPFN, Instituto Superior

More information

RN-XV-RD2 Evaluation Board

RN-XV-RD2 Evaluation Board RN-XV-RD2 Evaluation Board 2012 Roving Networks. All rights reserved. -1.01Version 1.0 9/28/2012 USER MANUAL OVERVIEW This document describes the hardware and software setup for Roving Networks RN-XV-RD2

More information

Status of NectarCAM camera project. J-F. Glicenstein (IRFU) for the NectarCAM consortium

Status of NectarCAM camera project. J-F. Glicenstein (IRFU) for the NectarCAM consortium Status of NectarCAM camera project J-F. Glicenstein (IRFU) for the NectarCAM consortium Outline NectarCAM Design and prototyping Focal plane instrumentation Readout and digitization Trigger Acquisition

More information

Embedded Web Server for Equipments

Embedded Web Server for Equipments Embedded Web Server for Equipments Presented By: Vikram Singh Gill #800700608 Advanced Embedded Systems 17-1 Introduction Server: Computer Program Physical computer Software/Hardware System Web Server

More information

KeyStone Architecture Gigabit Ethernet (GbE) Switch Subsystem. User Guide

KeyStone Architecture Gigabit Ethernet (GbE) Switch Subsystem. User Guide KeyStone Architecture Gigabit Ethernet (GbE) Switch Subsystem User Guide Literature Number: SPRUGV9D June 2013 Release History www.ti.com Release Date Description/Comments SPRUGV9D June 2013 Added KeyStone

More information

VTrak 15200 SATA RAID Storage System

VTrak 15200 SATA RAID Storage System Page 1 15-Drive Supports over 5 TB of reliable, low-cost, high performance storage 15200 Product Highlights First to deliver a full HW iscsi solution with SATA drives - Lower CPU utilization - Higher data

More information

ezvsp User's Manual ( Version 2.1d ) Sollae Systems Co., Ltd.

ezvsp User's Manual ( Version 2.1d ) Sollae Systems Co., Ltd. ezvsp User's Manual ( Version 2.1d ) Sollae Systems Co., Ltd. Contents Chapter 1 Overview 1 1.1 Introduction 1 2.2 Key Features 2 Chapter 2 Installation 3 2.1 Ready to install ezvsp 3 2.2 Install ezvsp

More information

A Scalable Large Format Display Based on Zero Client Processor

A Scalable Large Format Display Based on Zero Client Processor International Journal of Electrical and Computer Engineering (IJECE) Vol. 5, No. 4, August 2015, pp. 714~719 ISSN: 2088-8708 714 A Scalable Large Format Display Based on Zero Client Processor Sang Don

More information

Using FPGAs to Design Gigabit Serial Backplanes. April 17, 2002

Using FPGAs to Design Gigabit Serial Backplanes. April 17, 2002 Using FPGAs to Design Gigabit Serial Backplanes April 17, 2002 Outline System Design Trends Serial Backplanes Architectures Building Serial Backplanes with FPGAs A1-2 Key System Design Trends Need for.

More information

Design of Online Embedded Web Server for Data Acquisition System # Author

Design of Online Embedded Web Server for Data Acquisition System # Author Design of Online Embedded Web Server for Data Acquisition System # Author A.Shilpa #1 Dept. of ECE, Sreenidhi Institute of Science and Technology, AP, India Abstract this paper realizes an Embedded based

More information

RN-131-PICTAIL & RN-171-PICTAIL Evaluation Boards

RN-131-PICTAIL & RN-171-PICTAIL Evaluation Boards RN-131-PICTAIL & RN-171-PICTAIL Evaluation Boards 2012 Roving Networks. All rights reserved. Version 1.0 9/7/2012 USER MANUAL OVERVIEW The RN-131 and RN-171 WiFly radio modules are complete, standalone

More information

OpenSPARC T1 Processor

OpenSPARC T1 Processor OpenSPARC T1 Processor The OpenSPARC T1 processor is the first chip multiprocessor that fully implements the Sun Throughput Computing Initiative. Each of the eight SPARC processor cores has full hardware

More information

CAPTAN: A Hardware Architecture for Integrated Data Acquisition, Control, and Analysis for Detector Development

CAPTAN: A Hardware Architecture for Integrated Data Acquisition, Control, and Analysis for Detector Development FERMILAB-PUB-08-527-CD CAPTAN: A Hardware Architecture for Integrated Data Acquisition, Control, and Analysis for Detector Development Marcos Turqueti, Ryan A. Rivera, Alan Prosser, Jeffry Andresen and

More information

Yet Another All-purpose EIBnet/IP Gateway

Yet Another All-purpose EIBnet/IP Gateway Yet Another All-purpose EIBnet/IP Gateway Technische Universität Wien Institut für Rechnergestützte Automation Treitlstr. 1, A-1040 Wien Wolfgang Kastner, Fritz Praus, Oliver Alt {k,fpraus,oalt}@auto.tuwien.ac.at

More information

EMS. EtherCAN CI. Ethernet/CAN Interface. User Manual THOMAS WÜNSCHE. Documentation for Ethernet/CAN interface EtherCAN CI version 2.1.

EMS. EtherCAN CI. Ethernet/CAN Interface. User Manual THOMAS WÜNSCHE. Documentation for Ethernet/CAN interface EtherCAN CI version 2.1. Documentation for Ethernet/CAN interface version 2.1. Document version: V3.0 Documentation date: June 16th, 2007 This documentation is not valid for version 2.0 and earlier versions. No part of this document

More information

WSNetServer User Manual. Date: July 13 2003

WSNetServer User Manual. Date: July 13 2003 Date: July 13 2003 1 Revision History... 2 2 Introduction... 2 3 Installation... 2 4 Normal Operation... 2 4.1 Startup... 2 4.2 About Box... 3 4.3 Specifying The Cross Point XY Broadcast Port... 3 4.4

More information

VPX Implementation Serves Shipboard Search and Track Needs

VPX Implementation Serves Shipboard Search and Track Needs VPX Implementation Serves Shipboard Search and Track Needs By: Thierry Wastiaux, Senior Vice President Interface Concept Defending against anti-ship missiles is a problem for which high-performance computing

More information

DAC Digital To Analog Converter

DAC Digital To Analog Converter DAC Digital To Analog Converter DAC Digital To Analog Converter Highlights XMC4000 provides two digital to analog converters. Each can output one analog value. Additional multiple analog waves can be generated

More information

Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah

Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah (DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de NIOS II 1 1 What is Nios II? Altera s Second Generation

More information

Route Processor. Route Processor Overview CHAPTER

Route Processor. Route Processor Overview CHAPTER CHAPTER 6 This chapter describes the route processor (RP) card. The following sections are included: Overview, page 6-1 Primary and Standby Arbitration, page 6-4 RP Card to Fabric Module Queuing, page

More information

FPGAs Help Measure Trajectory of Particles in CERN s Proton Synchrotron

FPGAs Help Measure Trajectory of Particles in CERN s Proton Synchrotron FPGAs Help Measure Trajectory of Particles in CERN s Proton Synchrotron System processes 15 billion analog samples per second to track the path of particles traveling close to the speed of light. 22 Xcell

More information

Communications. Wired Communications Protocols

Communications. Wired Communications Protocols Communications Wired Communications Protocols Wired Communications Goal: Allow discrete devices (processors, controllers, sensors, etc ) to communicate with each other Data transfer or synchronization

More information

Document ID: FLXN111 PRODUCTS AND LICENSING

Document ID: FLXN111 PRODUCTS AND LICENSING Document ID: FLXN111 PRODUCTS AND LICENSING This document could contain technical inaccuracies or typographical errors. Flexibilis Oy may make changes in the product described in this document at any time.

More information

Pre-tested System-on-Chip Design. Accelerates PLD Development

Pre-tested System-on-Chip Design. Accelerates PLD Development Pre-tested System-on-Chip Design Accelerates PLD Development March 2010 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 Pre-tested

More information

emmc Technology Application

emmc Technology Application emmc Technology Application Preface emmc, short for Embedded MultiMediaCard, is the embedded memory standard specification defined by the MMC (MultiMediaCard Association). It is mainly applied in mobile

More information

Comparison Study of two different Powerline Modem Boards regarding their Network Performance

Comparison Study of two different Powerline Modem Boards regarding their Network Performance Comparison Study of two different Powerline Modem Boards regarding their Network Performance Project for the lecture Computer Systems Performance Analysis and Benchmarking Wintersemester 02/03 ETH Zürich

More information

10-/100-Mbps Ethernet Media Access Controller (MAC) Core

10-/100-Mbps Ethernet Media Access Controller (MAC) Core 10-/100-Mbps Ethernet Media Access Controller (MAC) Core Preliminary Product Brief December 1998 Description The Ethernet Media Access Controller (MAC) core is a high-performance core with a low gate count,

More information

Integrating PCI Express into the PXI Backplane

Integrating PCI Express into the PXI Backplane Integrating PCI Express into the PXI Backplane PCI Express Overview Serial interconnect at 2.5 Gbits/s PCI transactions are packetized and then serialized Low-voltage differential signaling, point-to-point,

More information

ARM Cortex -A8 Computer with Xilinx Spartan -6 FPGA SBC1652

ARM Cortex -A8 Computer with Xilinx Spartan -6 FPGA SBC1652 ARM Cortex -A8 Computer with Xilinx Spartan -6 FPGA Features ARM Cortex-A8 processor, 800MHz Xilinx Spartan-6 FPGA 512MB SDRAM, 4GB Flash, 2 SD/MMC Four USB 2.0 ports Two SD/MMC card slots Dual CAN bus

More information

Linux. Reverse Debugging. Target Communication Framework. Nexus. Intel Trace Hub GDB. PIL Simulation CONTENTS

Linux. Reverse Debugging. Target Communication Framework. Nexus. Intel Trace Hub GDB. PIL Simulation CONTENTS Android NEWS 2016 AUTOSAR Linux Windows 10 Reverse ging Target Communication Framework ARM CoreSight Requirements Analysis Nexus Timing Tools Intel Trace Hub GDB Unit Testing PIL Simulation Infineon MCDS

More information

VLAN for DekTec Network Adapters

VLAN for DekTec Network Adapters Application Note DT-AN-IP-2 VLAN for DekTec Network Adapters 1. Introduction VLAN (Virtual LAN) is a technology to segment a single physical network into multiple independent virtual networks. The VLANs

More information

Arquitectura Virtex. Delay-Locked Loop (DLL)

Arquitectura Virtex. Delay-Locked Loop (DLL) Arquitectura Virtex Compuesta de dos elementos principales configurables : CLBs y IOBs. Los CLBs se interconectan a través de una matriz general de routeado (GRM). Posse una intefaz VersaRing que proporciona

More information

Readout Unit using Network Processors

Readout Unit using Network Processors Readout Unit using Network Processors FEM FEM FEM FEM DAQ RU GbE GbE GbE GbE IBM NP4GS3 Phy GMII Phy GMII Phy GMII Phy GMII 4 x 1Gb full duplex Ethernet MACs ECS Ethernet CC-PC PCI Switch Bus IBM NP4GS3

More information

M6310 USB Flash Drive Tester/Duplicator

M6310 USB Flash Drive Tester/Duplicator NEW... USB Production Tester/ Duplicator from the Industry Leader Simple to Use Fast Reliable Versatile Features!!! High Quality Production USB Tester/Duplicator for USB Sticks USB Hard Drives MP3 Players

More information

For version 3.7.12p (September 4, 2012)

For version 3.7.12p (September 4, 2012) Zephyr Xstream INSTALLATION For version 3.7.12p (September 4, 2012) The following information applies to Zephyr Xstream units currently running a version ending in p or i. If your Xstream is running software

More information

SAN Conceptual and Design Basics

SAN Conceptual and Design Basics TECHNICAL NOTE VMware Infrastructure 3 SAN Conceptual and Design Basics VMware ESX Server can be used in conjunction with a SAN (storage area network), a specialized high speed network that connects computer

More information

50. DFN Betriebstagung

50. DFN Betriebstagung 50. DFN Betriebstagung IPS Serial Clustering in 10GbE Environment Tuukka Helander, Stonesoft Germany GmbH Frank Brüggemann, RWTH Aachen Slide 1 Agenda Introduction Stonesoft clustering Firewall parallel

More information

MicroBlaze Spartan-3A Kit Reference Design

MicroBlaze Spartan-3A Kit Reference Design MicroBlaze Spartan-3A Kit Reference Design Christophe Charpentier 7/20/2007 Software Tools Requirements EDK 9.1.02 ISE 9.1.03 Hardware Requirements Xilinx Spartan-3A Starter Kit board Rev. C or Rev. D

More information

WIZ-Embedded WebServer User s Manual (Ver. 1.0)

WIZ-Embedded WebServer User s Manual (Ver. 1.0) [텍스트 입력] WIZ-Embedded WebServer User s Manual (Ver. 1.0) 2007 WIZnet Inc. All Rights Reserved. For more information, visit our website at www.wiznet.co.kr Document History Information Revision Data Description

More information

User s Manual. PCI Express 10G Ethernet Adapter. ENW-9801

User s Manual. PCI Express 10G Ethernet Adapter.  ENW-9801 User s Manual PCI Express 10G Ethernet Adapter ENW-9801 www.planet.com.tw Trademarks Copyright PLANET Technology Corp. 2013. Contents subject to which revision without prior notice. PLANET is a registered

More information

The Future of Computing Cisco Unified Computing System. Markus Kunstmann Channels Systems Engineer

The Future of Computing Cisco Unified Computing System. Markus Kunstmann Channels Systems Engineer The Future of Computing Cisco Unified Computing System Markus Kunstmann Channels Systems Engineer 2009 Cisco Systems, Inc. All rights reserved. Data Centers Are under Increasing Pressure Collaboration

More information

Chapter 13. PIC Family Microcontroller

Chapter 13. PIC Family Microcontroller Chapter 13 PIC Family Microcontroller Lesson 01 PIC Characteristics and Examples PIC microcontroller characteristics Power-on reset Brown out reset Simplified instruction set High speed execution Up to

More information

Mach3 and Modbus. A basic Introduction. By Peter Homann. October Copyright 2010 Homann Designs

Mach3 and Modbus. A basic Introduction.  By Peter Homann. October Copyright 2010 Homann Designs Mach3 and Modbus A basic Introduction By Peter Homann October 2010 http://www.homanndesigns.com 1 Mach3 and Modbus Introduction What is Modbus How to Setup Modbus in Mach3 How to use Modbus in Mach3 Practical

More information

Introducing QuickSyn Interface Accessories

Introducing QuickSyn Interface Accessories Introducing QuickSyn Interface Accessories Three separate interface accessories are available for QuickSyn Synthesizers. These accessories are available as kits. All three utilize the QuickSyn Synthesizer

More information

Secure My-d TM and Mifare TM RFID reader system by using a security access module Erich Englbrecht (info@eonline.de) V0.1draft

Secure My-d TM and Mifare TM RFID reader system by using a security access module Erich Englbrecht (info@eonline.de) V0.1draft Application Report Secure My-d TM and Mifare TM RFID reader system by using a security access module Erich Englbrecht (info@eonline.de) V0.1draft Embedded RF ABSTRACT This application report describes

More information

IP Card Reader Interface User Manual

IP Card Reader Interface User Manual IP Card Reader Interface User Manual SB Research 2009-2011 The IP Reader Interface family: Concept: The IP Card Reader Interface allows access control card readers to be connected to a network device,

More information

Syscone Robotics. USB-AD43 High Speed USB Adapter to 4 Serial COM (TTL), JTAG, SPI, I2C, Dynamix. Pony Programmer

Syscone Robotics. USB-AD43 High Speed USB Adapter to 4 Serial COM (TTL), JTAG, SPI, I2C, Dynamix. Pony Programmer Syscone Robotics USB-AD43 High Speed USB Adapter to 4 Serial COM (TTL), JTAG, SPI, I2C, Dynamix. Pony Programmer Based on the FTDI s 5th generation of USB devices (FT4232H), the USB-AD43 adapter allows

More information

10/100/1000Mbps Ethernet MAC with Protocol Acceleration MAC-NET Core with Avalon Interface

10/100/1000Mbps Ethernet MAC with Protocol Acceleration MAC-NET Core with Avalon Interface 1 Introduction Ethernet is available in different speeds (10/100/1000 and 10000Mbps) and provides connectivity to meet a wide range of needs from desktop to switches. MorethanIP IP solutions provide a

More information

H ARDWARE C ONSIDERATIONS

H ARDWARE C ONSIDERATIONS H ARDWARE C ONSIDERATIONS for Sidewinder 5 firewall software Dell Precision 530 This document provides information on specific system hardware required for running Sidewinder firewall software on a Dell

More information

RN-131-PICTAIL & RN-171-PICTAIL Web-Server Demo Application

RN-131-PICTAIL & RN-171-PICTAIL Web-Server Demo Application RN-131-PICTAIL & RN-171-PICTAIL Web-Server Demo Application 2012 Roving Networks. All rights reserved. RN-131/171-PICTAIL-UM Version 1.0 1/8/2013 OVERVIEW The RN-131 and RN-171 WiFly radio modules are

More information

Eureka Technology. Understanding SD, SDIO and MMC Interface. by Eureka Technology Inc. May 26th, 2011. Copyright (C) All Rights Reserved

Eureka Technology. Understanding SD, SDIO and MMC Interface. by Eureka Technology Inc. May 26th, 2011. Copyright (C) All Rights Reserved Understanding SD, SDIO and MMC Interface by Eureka Technology Inc. May 26th, 2011 Copyright (C) All Rights Reserved Copyright by Eureka Technology Inc. All Rights Reserved Introduction This white paper

More information

Palaparthi.Jagadeesh Chand. Associate Professor in ECE Department, Nimra Institute of Science & Technology, Vijayawada, A.P.

Palaparthi.Jagadeesh Chand. Associate Professor in ECE Department, Nimra Institute of Science & Technology, Vijayawada, A.P. Patient Monitoring Using Embedded Palaparthi.Jagadeesh Chand Associate Professor in ECE Department, Nimra Institute of Science & Technology, Vijayawada, A.P Abstract The aim of this project is to inform

More information

X-CTU Configuration & Test Utility Software

X-CTU Configuration & Test Utility Software X-CTU Configuration & Test Utility Software Contents Introduction 3 PC Settings Tab 4 COM port setup: 4 Host Setup: 5 User COM ports: 5 Range Test Tab 5 Packet Data and Size 5 RSSI: 7 API Function: 7 The

More information

December 2002, ver. 1.0 Application Note 285. This document describes the Excalibur web server demonstration design and includes the following topics:

December 2002, ver. 1.0 Application Note 285. This document describes the Excalibur web server demonstration design and includes the following topics: Excalibur Web Server Demonstration December 2002, ver. 1.0 Application Note 285 Introduction This document describes the Excalibur web server demonstration design and includes the following topics: Design

More information

R&S AFQ100A, R&S AFQ100B I/Q Modulation Generator Supplement

R&S AFQ100A, R&S AFQ100B I/Q Modulation Generator Supplement I/Q Modulation Generator Supplement The following description relates to the Operating Manuals, version 03 of R&S AFQ100A, and version 01 of R&S AFQ100B. It encloses the following topics: LXI features,

More information

FPGA Manager PCIe, USB 3.0 and Ethernet

FPGA Manager PCIe, USB 3.0 and Ethernet FPGA Manager PCIe, USB 3.0 and Ethernet Streaming, made simple. Embedded Computing Conference 2014 Marc Oberholzer Enclustra GmbH Content Enclustra Company Profile FPGA Design Center FPGA Solution Center

More information

R&S AFQ100A, R&S AFQ100B I/Q Modulation Generator Supplement

R&S AFQ100A, R&S AFQ100B I/Q Modulation Generator Supplement I/Q Modulation Generator Supplement The following description relates to the Operating Manuals, version 03 of R&S AFQ100A, and version 01 of R&S AFQ100B. It encloses the following topics: LXI features,

More information

PCI Express Impact on Storage Architectures. Ron Emerick, Sun Microsystems

PCI Express Impact on Storage Architectures. Ron Emerick, Sun Microsystems PCI Express Impact on Storage Architectures Ron Emerick, Sun Microsystems SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies and individual members may

More information

All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule

All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule All Programmable Logic Hans-Joachim Gelke Institute of Embedded Systems Institute of Embedded Systems 31 Assistants 10 Professors 7 Technical Employees 2 Secretaries www.ines.zhaw.ch Research: Education:

More information

Liebert IntelliSlot Web Cards

Liebert IntelliSlot Web Cards Monitoring For Business-Critical Continuity Liebert IntelliSlot Web Cards Firmware Upgrade Manual Liebert IntelliSlot Web Card, Liebert IntelliSlot Web Card-LB, Liebert IntelliSlot Web Card-LBDS, Liebert

More information

TCP Offload Engines. As network interconnect speeds advance to Gigabit. Introduction to

TCP Offload Engines. As network interconnect speeds advance to Gigabit. Introduction to Introduction to TCP Offload Engines By implementing a TCP Offload Engine (TOE) in high-speed computing environments, administrators can help relieve network bottlenecks and improve application performance.

More information

AN 588: 10-Gbps Ethernet Hardware Demonstration Reference Designs

AN 588: 10-Gbps Ethernet Hardware Demonstration Reference Designs AN 588: 10-Gbps Ethernet Hardware Demonstration Reference Designs December 2009 AN-588-1.1 The reference designs demonstrate wire-speed operation of the Altera 10-Gbps Ethernet (10GbE) reference design

More information

Wireshark in a Multi-Core Environment Using Hardware Acceleration Presenter: Pete Sanders, Napatech Inc. Sharkfest 2009 Stanford University

Wireshark in a Multi-Core Environment Using Hardware Acceleration Presenter: Pete Sanders, Napatech Inc. Sharkfest 2009 Stanford University Wireshark in a Multi-Core Environment Using Hardware Acceleration Presenter: Pete Sanders, Napatech Inc. Sharkfest 2009 Stanford University Napatech - Sharkfest 2009 1 Presentation Overview About Napatech

More information

PCI Express Impact on Storage Architectures and Future Data Centers. Ron Emerick, Oracle Corporation

PCI Express Impact on Storage Architectures and Future Data Centers. Ron Emerick, Oracle Corporation PCI Express Impact on Storage Architectures and Future Data Centers Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies

More information