Configurable Sensor Nodes for AAL Applications
|
|
|
- Henry Williams
- 10 years ago
- Views:
Transcription
1 Configurable Sensor Nodes for AAL Applications Peter Langendörfer Krzysztof Piotrowski, Anna Sojka, Frank Vater IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany All rights reserved 1
2 Some background 1 h to Berlin IHP Im Technologiepark Frankfurt (Oder) Germany All rights reserved 2
3 Outline Introduction and Motivation Configuration approach: solutions and challenges First all IHP vital data monitoring node Life Demo: featuring Lars Wolf Conclusions IHP Im Technologiepark Frankfurt (Oder) Germany All rights reserved 3
4 Example AAL Application AAL application for monitoring vital parameters and fall detection Requirements: Monitor vital parameters Fall detection Positioning Strong protection of user data Two different kinds of WSN required Fixed installation of large nodes Small body area network (BAN) IHP Im Technologiepark Frankfurt (Oder) Germany All rights reserved 4
5 What we all would like to have Lego like interfaces But even the Lego world becomes more and more complex IHP Im Technologiepark Frankfurt (Oder) Germany All rights reserved 5
6 Sensor Node Configuration Approach Development Milan tinydb tinydsm Mate Middleware Protocol Stack HW Energy Management Dependability Configurability Power Mgmt. B-Mac IHP-Beaconing LEON IPMS430 EN MIPS RF a RF 868MHz IPMS430 Memory 250KB HW Acc ECC, AES Microcontroller Speicher Hardware- Beschleuniger Power Supply Ein-/Ausgabe Basisband Baseband Analoges Frontend SPI Baseband 868MHz Runtime Sensorics On boardcomm. IHP Im Technologiepark Frankfurt (Oder) Germany All rights reserved 6 Sensor
7 Compiling complex ASICs: Positioning node Fixed Point node: -32 bit µc, -UWB for communication and positioning LEON IMPS 430 Library ECC AES Node Memory Memory 32k 64k Power Mgmt a UWB BaseBand Power Supply GSM SPI SPOx Temp IHP Im Technologiepark Frankfurt (Oder) Germany All rights reserved 7
8 Positioning node (approx.) CardBus (Linux/Windows Host) I-Cache (16 kb) CardBus (Master) EJTAG (Debug) Leon Processor Core Bridge (Master) ( AMBA AHB Bus Bridge UART GPIO Serial 1+2 GPIO D-SPRAM (8 kb) CPU Control Bus Data I/O Control UART (Master) 0 Packet Filter (Master) / Checksum EPP UART Registers & Control Internal SRAM SRAM (32 kb) (32 kb) Memory Controller (AHB Slave) Check Sum1 ECC AES AES / MD5 Flash SRAM Data I/O IHP Im Technologiepark Frankfurt (Oder) Germany All rights reserved 8
9 Compiling complex ASICs: vital data monitor Body Area Node (BAN) -16 bit µc -Communication interfaces (SPI, UWB) -Encryption -Fall sensor µc Leon IPMS 430 Memory Memory 32k 64k Library ECC AES a UWB Node Power Mgmt. Base Band Power Supply ACC SPI Temp SPOx IHP Im Technologiepark Frankfurt (Oder) Germany All rights reserved 9
10 Sensor nodes for AAL- Applications: Hardware Power Mgmt. µc IPMS430 AES Memo Power Supply Base Band a UWB SPI Temp SPOx ACC Power Mgmt. Leon ECC/AES Memory Power Supply IHP Im Technologiepark a Frankfurt (Oder) Germany All rights reserved 10 Base Band UWB
11 Interface Issues Strong need to combine individual hardware blocks 2nd µc or DSP Protocol accelerators Crypto accelerators Strong need to combine software components Protocols & operating systems Middleware & operating systems Middleware & applications Providing access to specialized hardware for Applications Middleware & protocols Operating system IHP Im Technologiepark Frankfurt (Oder) Germany All rights reserved 11
12 Hardware Blueprint: Memory-like Interface (MLI) Data bus is 32 bit wide CHIP_SELECT-Signal is used to determine hardware block IHP Im Technologiepark Frankfurt (Oder) Germany All rights reserved 12
13 Hardware Blueprint: Software for AES integration - AES data block 128 BIT => 4 chunks á 32 Bit - Commando word does not exist - Instead: address bits select the function (key, data, encryption/decryption) - Integration via Macro // AES base address #define AESBASE 0x //memory mapped IO //Write key writereg(0x2b7e1516, AESBASE + KEYBASE + 0); writereg(0x28aed2a6, AESBASE + KEYBASE + 1); writereg(0xabf71588, AESBASE + KEYBASE + 2); writereg(0x09cf4f3c, AESBASE + KEYBASE + 3); writereg(0x3243f6a8, AESBASE + DATABASE + ENCRYPTION + 0); writereg(0x885a308d, AESBASE + DATABASE + ENCRYPTION + 1); writereg(0x313198a2, AESBASE + DATABASE + ENCRYPTION + 2); writereg(0xe , AESBASE + DATABASE + ENCRYPTION + 3); //Wait for 70 Clock cycles or interrupt //READ_OUT IHP Im Technologiepark Frankfurt (Oder) Germany All rights reserved 13
14 Compiling complex software for heterogeneous systems Different OS ( tinyos, Contiki, ) and the same application on the top? Solution: OS adaption layer Library Monitor Application tinydsm BAN IPMS430 Fixed Node Leon Reflex Contiki ecos Adaption layer Adaption layer IHP Im Technologiepark Frankfurt (Oder) Germany All rights reserved 14
15 Software blueprint: tinydsm OS adaptation layer, realisation OS specific functionality realisations Timers Input/Output (flash, radio, etc.) Task scheduling The tinydsm middleware core integration The OS adaptation layer allows easy integration tinydsm is implemented in C Uses a specified internal interface for the used OS functions For each OS specific interface a wrapper is needed The OS adaptation layer consists of a complete set of wrappers IHP Im Technologiepark Frankfurt (Oder) Germany All rights reserved 15
16 Software blueprint: Wrapper sample Communication interface process task implementation in the tinydsm core void CorecommIntProcess_Task(){ } scheduling of task in tinydsm known Corepost_commIntProcess(); Contiki Wrapper PROCESS(commIntProcess, "commintprocess"); PROCESS_THREAD(commIntProcess, ev, data){ PROCESS_BEGIN(); CorecommIntProcess_Task(); PROCESS_END(); } void Corepost_commIntProcess(){ process_post(&commintprocess, 0x81, 0); } TinyOS Wrapper task void commintprocess(){ CorecommIntProcess_Task(); } void Corepost_commIntProcess(){ post commintprocess(); } IHP Im Technologiepark Frankfurt (Oder) Germany All rights reserved 16
17 tinydsm empowered event scripting ACC=1g ACC=1g Reasoning ACC > 1g? positioning ACC=1g ACC=1g ACC tinydsm update a UWB BAN Monitor Measurements tinydsm Reflex IPMS430 ranging Event ACC IF acc > 1g trigger update() Event ACC IF acc > 1g trigger positioning(); Distributed fall detection based on tinydsm Monitor Measurements tinydsm ecos Leon Positionierung IHP Im Technologiepark Frankfurt (Oder) Germany All rights reserved 17
18 Vital data monitoring for firefighters IHP Im Technologiepark Frankfurt (Oder) Germany All rights reserved 18
19 IHPs Sensor Node for Vital Data Monitoring IHP FeuerWhere Node IHP Im Technologiepark Frankfurt (Oder) Germany All rights reserved 19
20 Conclusions Plug n Play for sensor node hard- and software is a big challenge Some solutions exist and can be used to customize sensor nodes Tool support is an open research issue Hand crafted working solution demonstrated IHP Im Technologiepark Frankfurt (Oder) Germany All rights reserved 20
21 Thank you for your attention Questions or comments? Visit Hannover Messe; Hall 2; Booth D52 Contact me at: [email protected] IHP Im Technologiepark Frankfurt (Oder) Germany All rights reserved 21
Wireless Sensornetworks Concepts, Protocolls and Applications
Wireless Sensornetworks Concepts, Protocolls and Applications Chapter 2 Single Node Architecture Hon.-Prof. Dr. rer. nat. Peter Langendörfer leader of the research group of sensor nets telefon: 0335 5625
7a. System-on-chip design and prototyping platforms
7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit
Wireless Microcontrollers for Environment Management, Asset Tracking and Consumer. October 2009
Wireless Microcontrollers for Environment Management, Asset Tracking and Consumer October 2009 Jennic highlights Jennic is a fabless semiconductor company providing Wireless Microcontrollers to high-growth
All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule
All Programmable Logic Hans-Joachim Gelke Institute of Embedded Systems Institute of Embedded Systems 31 Assistants 10 Professors 7 Technical Employees 2 Secretaries www.ines.zhaw.ch Research: Education:
ZigBee Technology Overview
ZigBee Technology Overview Presented by Silicon Laboratories Shaoxian Luo 1 EM351 & EM357 introduction EM358x Family introduction 2 EM351 & EM357 3 Ember ZigBee Platform Complete, ready for certification
Designing a System-on-Chip (SoC) with an ARM Cortex -M Processor
Designing a System-on-Chip (SoC) with an ARM Cortex -M Processor A Starter Guide Joseph Yiu November 2014 version 1.02 27 Nov 2014 1 - Background Since the ARM Cortex -M0 Processor was released a few years
System-on-a-Chip with Security Modules for Network Home Electric Appliances
System-on-a-Chip with Security Modules for Network Home Electric Appliances V Hiroyuki Fujiyama (Manuscript received November 29, 2005) Home electric appliances connected to the Internet and other networks
Implementation Details
LEON3-FT Processor System Scan-I/F FT FT Add-on Add-on 2 2 kbyte kbyte I- I- Cache Cache Scan Scan Test Test UART UART 0 0 UART UART 1 1 Serial 0 Serial 1 EJTAG LEON_3FT LEON_3FT Core Core 8 Reg. Windows
Product Brief. R7A-200 Processor Card. Rev 1.0
Product Brief R7A-200 Processor Card Rev 1.0 Order Codes for Default Configuration: 900-015-601 900-017-601 R7A-200 Broadcom XLR732 atca Processor/Switch Board with dual 1.0Ghz CPU's, 8GB DDR2 per XLR,
How to design and implement firmware for embedded systems
How to design and implement firmware for embedded systems Last changes: 17.06.2010 Author: Rico Möckel The very beginning: What should I avoid when implementing firmware for embedded systems? Writing code
Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah
(DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de [email protected] NIOS II 1 1 What is Nios II? Altera s Second Generation
Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen. Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik
Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik Contents Überblick: Aufbau moderner FPGA Einblick: Eigenschaften
Am186ER/Am188ER AMD Continues 16-bit Innovation
Am186ER/Am188ER AMD Continues 16-bit Innovation 386-Class Performance, Enhanced System Integration, and Built-in SRAM Problem with External RAM All embedded systems require RAM Low density SRAM moving
FLYPORT Wi-Fi 802.11G
FLYPORT Wi-Fi 802.11G System on module 802.11g WIFI - Infrastructure mode - softap mode - Ad hoc mode Microchip PIC 24F 16 bit processor Microchip MRF24WG0MA/MB - Native WiFi 802.11g transceiver - PCB
USB 3.0 Connectivity using the Cypress EZ-USB FX3 Controller
USB 3.0 Connectivity using the Cypress EZ-USB FX3 Controller PLC2 FPGA Days June 20, 2012 Stuttgart Martin Heimlicher FPGA Solution Center Content Enclustra Company Profile USB 3.0 Overview What is new?
CGI-based applications for distributed embedded systems for monitoring temperature and humidity
CGI-based applications for distributed embedded systems for monitoring temperature and humidity Grisha Spasov, Nikolay Kakanakov Abstract: The paper discusses the using of Common Gateway Interface in developing
AppliedMicro Trusted Management Module
AppliedMicro Trusted Management Module Majid Bemanian, Sr. Director of Marketing, Applied Micro Processor Business Unit July 12, 2011 Celebrating 20 th Anniversary of Power Architecture 1 AppliedMicro
STM32 F-2 series High-performance Cortex-M3 MCUs
STM32 F-2 series High-performance Cortex-M3 MCUs STMicroelectronics 32-bit microcontrollers, 120 MHz/150 DMIPS with ART Accelerator TM and advanced peripherals www.st.com/mcu STM32 F-2 series The STM32
How To Design A Single Chip System Bus (Amba) For A Single Threaded Microprocessor (Mma) (I386) (Mmb) (Microprocessor) (Ai) (Bower) (Dmi) (Dual
Architetture di bus per System-On On-Chip Massimo Bocchi Corso di Architettura dei Sistemi Integrati A.A. 2002/2003 System-on on-chip motivations 400 300 200 100 0 19971999 2001 2003 2005 2007 2009 Transistors
Cut Network Security Cost in Half Using the Intel EP80579 Integrated Processor for entry-to mid-level VPN
Cut Network Security Cost in Half Using the Intel EP80579 Integrated Processor for entry-to mid-level VPN By Paul Stevens, Advantech Network security has become a concern not only for large businesses,
Operating Systems. Lecture 03. February 11, 2013
Operating Systems Lecture 03 February 11, 2013 Goals for Today Interrupts, traps and signals Hardware Protection System Calls Interrupts, Traps, and Signals The occurrence of an event is usually signaled
Andreas Läng. Hilscher Gesellschaft für Systemautomation mbh Intelligent solutions for industrial communication. www.hilscher.com
Andreas Läng Hilscher Swiss GmbH Hilscher Gesellschaft für Systemautomation mbh Intelligent solutions for industrial communication www.hilscher.com Hilscher Platform Strategy The unique solution for all
Concept Engineering Adds JavaScript-based Web Capabilities to Nlview at DAC 2016
KAL - Large IP Cores: Memory Controllers: SD/SDIO 2.0/3.0 Controller SDRAM Controller DDR/DDR2/DDR3 SDRAM Controller NAND Flash Controller Flash/EEPROM/SRAM Controller Dear , Concept Engineering
Berlin Institute of Technology FG Security in Telecommunications
Berlin Institute of Technology FG Security in Telecommunications Weiss L4Android: A Generic Operating System Framework for Secure Smartphones Workshop on Security and Privacy in Smartphones and Mobile
SmartFusion csoc: Basic Bootloader and Field Upgrade envm Through IAP Interface
Application Note AC372 SmartFusion csoc: Basic Bootloader and Field Upgrade envm Through IAP Interface Table of Contents Introduction................................................ 1 Introduction to Field
Secure My-d TM and Mifare TM RFID reader system by using a security access module Erich Englbrecht ([email protected]) V0.1draft
Application Report Secure My-d TM and Mifare TM RFID reader system by using a security access module Erich Englbrecht ([email protected]) V0.1draft Embedded RF ABSTRACT This application report describes
AN10850. LPC1700 timer triggered memory to GPIO data transfer. Document information. LPC1700, GPIO, DMA, Timer0, Sleep Mode
LPC1700 timer triggered memory to GPIO data transfer Rev. 01 16 July 2009 Application note Document information Info Keywords Abstract Content LPC1700, GPIO, DMA, Timer0, Sleep Mode This application note
Pre-tested System-on-Chip Design. Accelerates PLD Development
Pre-tested System-on-Chip Design Accelerates PLD Development March 2010 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 Pre-tested
Computer Organization and Components
Computer Organization and Components IS1500, fall 2015 Lecture 5: I/O Systems, part I Associate Professor, KTH Royal Institute of Technology Assistant Research Engineer, University of California, Berkeley
Adding WiFi to Your Embedded System. WPG Americas & Gainspan Titus Wandinger (WPG) & Su Li (Gainspan) April 23, 2013
Adding WiFi to Your Embedded System WPG Americas & Gainspan Titus Wandinger (WPG) & Su Li (Gainspan) April 23, 2013 Your partners for Embedded Wi-Fi Multi Market Leader 32 bit ARM MCU Leader Ultra low
DS1104 R&D Controller Board
DS1104 R&D Controller Board Cost-effective system for controller development Highlights Single-board system with real-time hardware and comprehensive I/O Cost-effective PCI hardware for use in PCs Application
Kirchhoff Institute for Physics Heidelberg
Kirchhoff Institute for Physics Heidelberg Norbert Abel FPGA: (re-)configuration and embedded Linux 1 Linux Front-end electronics based on ADC and digital signal processing Slow control implemented as
Embedded Systems on ARM Cortex-M3 (4weeks/45hrs)
Embedded Systems on ARM Cortex-M3 (4weeks/45hrs) Course & Kit Contents LEARN HOW TO: Use of Keil Real View for ARM Use ARM Cortex-M3 MCU for professional embedded application development Understanding
System Design Issues in Embedded Processing
System Design Issues in Embedded Processing 9/16/10 Jacob Borgeson 1 Agenda What does TI do? From MCU to MPU to DSP: What are some trends? Design Challenges Tools to Help 2 TI - the complete system The
Smartphone Quick-Jack Solution FASTER TO PRODUCT FASTER TO MARKET
Smartphone Quick-Jack Solution FASTER TO PRODUCT FASTER TO MARKET Are You Are You A Smartphone App Developer looking for an easy a way to Or An End-Product Designer looking for a simple way to Incorporate
This idea could limit unnecessary visits and help developing countries to provide healthcare remotely as well.
I. The Healthcare Problem a. Explanation of why this solution is needed. b. How we can solve the problem. c. The components needed to solve the problem. II. Bluetooth Enabled Medical Device Architecture
High-Performance, Highly Secure Networking for Industrial and IoT Applications
High-Performance, Highly Secure Networking for Industrial and IoT Applications Table of Contents 2 Introduction 2 Communication Accelerators 3 Enterprise Network Lineage Features 5 Example applications
Computer and Set of Robots
Lesson 11:DESIGN PROCESS EXAMPLES Mobile-Phone, Mobile- Computer and Set of Robots 1 Mobile Phone 2 Mobile phone SoC (System-on-Chip) Hardware units Microcontroller or ASIP (Application Specific Instruction
Hello, and welcome to this presentation of the STM32L4 reset and clock controller.
Hello, and welcome to this presentation of the STM32L4 reset and clock controller. 1 The STM32L4 reset and clock controller manages system and peripheral clocks. STM32L4 devices embed three internal oscillators,
Migrating Application Code from ARM Cortex-M4 to Cortex-M7 Processors
Migrating Application Code from ARM Cortex-M4 to Cortex-M7 Processors Joseph Yiu and Robert Boys January 2015 Version 1.1 The latest version of this document is here: /appnotes/docs/apnt_270.asp 1 Cortex
Vehicle Tracking and Monitoring By ARM7
Vehicle Tracking and Monitoring By ARM7 Gangadhar M 1, Madhu M S 2 (M Tech) Dept. of Computer Network Engineering VTU PG Studies, Visvesvaraya Technological University Belgaum, India Abstract This paper
Develop a Dallas 1-Wire Master Using the Z8F1680 Series of MCUs
Develop a Dallas 1-Wire Master Using the Z8F1680 Series of MCUs AN033101-0412 Abstract This describes how to interface the Dallas 1-Wire bus with Zilog s Z8F1680 Series of MCUs as master devices. The Z8F0880,
Simplifying Embedded Hardware and Software Development with Targeted Reference Designs
White Paper: Spartan-6 and Virtex-6 FPGAs WP358 (v1.0) December 8, 2009 Simplifying Embedded Hardware and Software Development with Targeted Reference Designs By: Navanee Sundaramoorthy FPGAs are becoming
Embedded Software Development: Spottbillige Hardware + OSS = Zum Spielen zu Schade!
Embedded Software Development: Spottbillige Hardware + OSS = Zum Spielen zu Schade! Gregor Hohpe www.eaipatterns.com OOP 2012 1 Microcontrollers CPU core, memory, and I/O (analog, digital) on one chip
Implementation of Wireless Gateway for Smart Home
Communications and Network, 2013, 5, 16-20 doi:10.4236/cn.2013.51b005 Published Online February 2013 (http://www.scirp.org/journal/cn) Implementation of Wireless Gateway for Smart Home Yepeng Ni 1, Fang
Figure 1.Block diagram of inventory management system using Proximity sensors.
Volume 1, Special Issue, March 2015 Impact Factor: 1036, Science Central Value: 2654 Inventory Management System Using Proximity ensors 1)Jyoti KMuluk 2)Pallavi H Shinde3) Shashank VShinde 4)Prof VRYadav
Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor
Von der Hardware zur Software in FPGAs mit Embedded Prozessoren Alexander Hahn Senior Field Application Engineer Lattice Semiconductor AGENDA Overview Mico32 Embedded Processor Development Tool Chain HW/SW
Operating System Support for Multiprocessor Systems-on-Chip
Operating System Support for Multiprocessor Systems-on-Chip Dr. Gabriel marchesan almeida Agenda. Introduction. Adaptive System + Shop Architecture. Preliminary Results. Perspectives & Conclusions Dr.
Tutorial for MPLAB Starter Kit for PIC18F
Tutorial for MPLAB Starter Kit for PIC18F 2006 Microchip Technology Incorporated. All Rights Reserved. WebSeminar Title Slide 1 Welcome to the tutorial for the MPLAB Starter Kit for PIC18F. My name is
Microchip Technology. February 2008 Valerio Moretto Slide 1
Microchip Technology February 2008 Valerio Moretto Slide 1 Connectivity Solutions Wired Wireless February 2008 Valerio Moretto Slide 2 Microchip Solutions More complex software Operating Systems >40 MIPS
MeshBee Open Source ZigBee RF Module CookBook
MeshBee Open Source ZigBee RF Module CookBook 2014 Seeed Technology Inc. www.seeedstudio.com 1 Doc Version Date Author Remark v0.1 2014/05/07 Created 2 Table of contents Table of contents Chapter 1: Getting
The design and implementation of the environment monitoring system of smart home based on EnOcean technology
International Conference on Manufacturing Science and Engineering (ICMSE 2015) The design and implementation of the environment monitoring system of smart home based on EnOcean technology Peng Dong1, a,
December 2002, ver. 1.0 Application Note 285. This document describes the Excalibur web server demonstration design and includes the following topics:
Excalibur Web Server Demonstration December 2002, ver. 1.0 Application Note 285 Introduction This document describes the Excalibur web server demonstration design and includes the following topics: Design
Lizy Kurian John Electrical and Computer Engineering Department, The University of Texas as Austin
BUS ARCHITECTURES Lizy Kurian John Electrical and Computer Engineering Department, The University of Texas as Austin Keywords: Bus standards, PCI bus, ISA bus, Bus protocols, Serial Buses, USB, IEEE 1394
Safety and security related features in AUTOSAR
Safety and security related features in Dr. Stefan Bunzel Spokesperson (Continental) Co-Authors: S. Fürst, Dr. J. Wagenhuber (BMW), Dr. F. Stappert (Continental) Automotive - Safety & Security 2010 22
Lab Experiment 1: The LPC 2148 Education Board
Lab Experiment 1: The LPC 2148 Education Board 1 Introduction The aim of this course ECE 425L is to help you understand and utilize the functionalities of ARM7TDMI LPC2148 microcontroller. To do that,
An On-chip Security Monitoring Solution For System Clock For Low Cost Devices
An On-chip Security Monitoring Solution For System Clock For Low Cost Devices Frank Vater Innovations for High Performance Microelectronics Im Technologiepark 25 15236 Frankfurt (Oder), Germany [email protected]
AN1229. Class B Safety Software Library for PIC MCUs and dspic DSCs OVERVIEW OF THE IEC 60730 STANDARD INTRODUCTION
Class B Safety Software Library for PIC MCUs and dspic DSCs AN1229 Authors: Veena Kudva & Adrian Aur Microchip Technology Inc. OVERVIEW OF THE IEC 60730 STANDARD INTRODUCTION This application note describes
COMPUTER HARDWARE. Input- Output and Communication Memory Systems
COMPUTER HARDWARE Input- Output and Communication Memory Systems Computer I/O I/O devices commonly found in Computer systems Keyboards Displays Printers Magnetic Drives Compact disk read only memory (CD-ROM)
Gecko. Energy-friendly microcontrollers for the IoT. Gecko MCUs Complete portfolio of energyfriendly 32-bit microcontrollers PRODUCT SELECTOR GUIDE
Gecko MCUs Energy-friendly microcontrollers for the IoT PRODUCT SELECTOR GUIDE Gecko MCUs Complete portfolio of energyfriendly 32-bit microcontrollers www.silabs.com/efm32 Smart. Connected. Energy-Friendly.
Serial port interface for microcontroller embedded into integrated power meter
Serial port interface for microcontroller embedded into integrated power meter Mr. Borisav Jovanović, Prof. dr. Predrag Petković, Prof. dr. Milunka Damnjanović, Faculty of Electronic Engineering Nis, Serbia
M85 OpenCPU Solution Presentation
M85 OpenCPU Solution Presentation 2013/09/22 Wireless Solutions Co., Ltd. All rights reserved OUTLINE OpenCPU Summary Advantages Software Architecture What s New? Open Resources Development Requirements
Reconfigurable System-on-Chip Design
Reconfigurable System-on-Chip Design MITCHELL MYJAK Senior Research Engineer Pacific Northwest National Laboratory PNNL-SA-93202 31 January 2013 1 About Me Biography BSEE, University of Portland, 2002
128KB RAM. 2.4 GHz TX/RX. Radio. 2.4 GHz ADC. Crypto accelerator. Sensor Interface
WiFly GSX 802.11G Module Features Qualified 2.4GHz IEEE 802.11b/g transceiver High throughput, 1Mbps sustained data rate with TCP/IP and WPA2 Ultra-low power - 4uA sleep, 40mA Rx, 210mA Tx (max) Small,
WiSER: Dynamic Spectrum Access Platform and Infrastructure
WiSER: Dynamic Spectrum Access Platform and Infrastructure I. Seskar, D. Grunwald, K. Le, P. Maddala, D. Sicker, D. Raychaudhuri Rutgers, The State University of New Jersey University of Colorado, Boulder
Using IPv6 and 6LoWPAN for Home Automation Networks
Using IPv6 and 6LoWPAN for Home Automation Networks Thomas Scheffler / Bernd Dörge ICCE-Berlin Berlin, 06.09.2011 Overview IPv6 and 6LoWPAN for Home Automation Networks 6LoWPAN Application & Network Architecture
ARM Cortex STM series
ARM Cortex board 1 ARM Cortex STM series 2 STM32 Series 3 Abbreviation FS full speed HS high speed MC motor controller MSI multi speed internal oscillator RNG random number generator SDIO secure digital
OpTiMSoC Build Your Own System-on-Chip!
OpTiMSoC Build Your Own System-on-Chip! FOSDEM 2014 February 2nd 2014 Institute for Integrated Systems Prof. Dr. Andreas Herkersdorf Arcisstraße 21 80333 München Germany http://www.lis.ei.tum.de 2 Photo
SPI I2C LIN Ethernet. u Today: Wired embedded networks. u Next lecture: CAN bus u Then: 802.15.4 wireless embedded network
u Today: Wired embedded networks Ø Characteristics and requirements Ø Some embedded LANs SPI I2C LIN Ethernet u Next lecture: CAN bus u Then: 802.15.4 wireless embedded network Network from a High End
10/100/1000Mbps Ethernet MAC with Protocol Acceleration MAC-NET Core with Avalon Interface
1 Introduction Ethernet is available in different speeds (10/100/1000 and 10000Mbps) and provides connectivity to meet a wide range of needs from desktop to switches. MorethanIP IP solutions provide a
Example-driven Interconnect Synthesis for Heterogeneous Coarse-Grain Reconfigurable Logic
Example-driven Interconnect Synthesis for Heterogeneous Coarse-Grain Reconfigurable Logic Clifford Wolf, Johann Glaser, Florian Schupfer, Jan Haase, Christoph Grimm Computer Technology /99 Overview Ultra-Low-Power
Remote-Controlled Dissolved Oxygen Monitoring System
Iowa State University Senior Design Remote-Controlled Dissolved Oxygen Monitoring System Final Document Students: Terry Fett-EE Josh Dunham-EE Brian Peck-CprE Grant VerMeer-CprE Advisors: Dr. Joseph Shinar
Building Blocks for PRU Development
Building Blocks for PRU Development Module 1 PRU Hardware Overview This session covers a hardware overview of the PRU-ICSS Subsystem. Author: Texas Instruments, Sitara ARM Processors Oct 2014 2 ARM SoC
DesignWare IP for IoT SoC Designs
DesignWare IP for IoT SoC Designs The Internet of Things (IoT) is connecting billions of intelligent things at our fingertips. The ability to sense countless amounts of information that communicates to
CycurHSM An Automotive-qualified Software Stack for Hardware Security Modules
CycurHSM An Automotive-qualified Software Stack for Hardware Security Modules Dr. Frederic Stumpf, ESCRYPT GmbH Embedded Security, Stuttgart, Germany 1 Introduction Electronic Control Units (ECU) are embedded
Notes and terms of conditions. Vendor shall note the following terms and conditions/ information before they submit their quote.
Specifications for ARINC 653 compliant RTOS & Development Environment Notes and terms of conditions Vendor shall note the following terms and conditions/ information before they submit their quote. 1.
SKP16C62P Tutorial 1 Software Development Process using HEW. Renesas Technology America Inc.
SKP16C62P Tutorial 1 Software Development Process using HEW Renesas Technology America Inc. 1 Overview The following tutorial is a brief introduction on how to develop and debug programs using HEW (Highperformance
Bus Data Acquisition and Remote Monitoring System Using Gsm & Can
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 8, Issue 3 (Nov. - Dec. 2013), PP 88-92 Bus Data Acquisition and Remote Monitoring System
ADL User Guide for Open AT V4.10
ADL User Guide for Open AT V4.10 Revision: 002 Date: September 2006 ADL User Guide for Open AT V4.10 Revision: 002 Date: Reference: WM_DEV_OAT_UGD_019 Confidential Page: 1 / 220 Document History Index
Hardware and software implications of creating Bluetooth Scatternet devices
Hardware and software implications of creating Bluetooth Scatternet devices David Johnson Abstract This paper seeks to explain the practical issues encountered when implementing point to multipoint capable
How To Use Nuc123 (Nuc123) For A Week
_NuMicro NUC123 ARM Cortex -M0 USB MCU Atlantik Elektronik GmbH, Fraunhoferstr.11a, D-82152 Planegg/Munich, Phone: (+49) 89 / 89 505-0, Fax.: (+49) 89 / 89 505-100, www.atlantikelektronik.com 1 Contents
EEM870 Embedded System and Experiment Lecture 1: SoC Design Overview
EEM870 Embedded System and Experiment Lecture 1: SoC Design Overview Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: [email protected] Feb. 2013 Course Overview
Redefining Flash Storage Solution
Redefining Flash Storage Solution Through Capacity + Efficiency + Performance + Form PRODUCT GUIDE Holistic Approach to Redefine Flash Storage Novachips is a leading provider of a broad range of Flash
Hitachi Releases SuperH Mobile Application Processor SH-Mobile for optimum processing of multimedia applications for next-generation mobile phone
Hitachi Releases SuperH Mobile Application Processor SH-Mobile for optimum processing of multimedia applications for next-generation mobile phone Enables smooth processing of multimedia applications for
applicomio Profibus-DP
BradCommunications Profibus-DP network interface cards allow deterministic I/O data acquisition for PC-based control applications. Features New! Support of Windows 32-bit and 64-bit (WoW64) Support of
Reverse engineering hardware for software reversers: studying an encrypted external HDD
Reverse engineering hardware for software reversers: studying an encrypted external HDD Joffrey Czarny & Raphaël Rigo / AGI / TX5IT 2015-10-02 / Hardwear.io 2015-10-02 / Hardwear.io 2 Introduction Why
Data Management in Sensor Networks
Data Management in Sensor Networks Ellen Munthe-Kaas Jarle Søberg Hans Vatne Hansen INF5100 Autumn 2011 1 Outline Sensor networks Characteristics TinyOS TinyDB Motes Application domains Data management
ESP 8266: A BREAKTHROUGH IN WIRELESS SENSOR NETWORKS AND INTERNET OF THINGS
International Journal of Electronics and Communication Engineering & Technology (IJECET) Volume 6, Issue 8, Aug 2015, pp. 07-11, Article ID: IJECET_06_08_002 Available online at http://www.iaeme.com/ijecetissues.asp?jtypeijecet&vtype=6&itype=8
Bluetooth 4.0 Solutions for Apple ios Devices. Bluegiga Technologies
Bluetooth 4.0 Solutions for Apple ios Devices Bluegiga Technologies Agenda Introduction How to build Bluetooth 4.0 applications Compatible Bluegiga products What is Bluetooth low energy? Summary Introduction
PIC32 Microcontroller Families
32-bit Microcontrollers Winter 2009 PIC32 Microcontroller Families With USB, CAN and Ethernet www.microchip.com/pic32 Building on the heritage of Microchip Technology s world-leading 8- and 16-bit PIC
PC Base Adapter Daughter Card UART GPIO. Figure 1. ToolStick Development Platform Block Diagram
TOOLSTICK VIRTUAL TOOLS USER S GUIDE RELEVANT DEVICES 1. Introduction The ToolStick development platform consists of a ToolStick Base Adapter and a ToolStick Daughter card. The ToolStick Virtual Tools
The BSN Hardware and Software Platform: Enabling Easy Development of Body Sensor Network Applications
The BSN Hardware and Software Platform: Enabling Easy Development of Body Sensor Network Applications Joshua Ellul [email protected] Overview Brief introduction to Body Sensor Networks BSN Hardware
A Transport Protocol for Multimedia Wireless Sensor Networks
A Transport Protocol for Multimedia Wireless Sensor Networks Duarte Meneses, António Grilo, Paulo Rogério Pereira 1 NGI'2011: A Transport Protocol for Multimedia Wireless Sensor Networks Introduction Wireless