WiSER: Dynamic Spectrum Access Platform and Infrastructure

Size: px
Start display at page:

Download "WiSER: Dynamic Spectrum Access Platform and Infrastructure"

Transcription

1 WiSER: Dynamic Spectrum Access Platform and Infrastructure I. Seskar, D. Grunwald, K. Le, P. Maddala, D. Sicker, D. Raychaudhuri Rutgers, The State University of New Jersey University of Colorado, Boulder Contact: Ivan Seskar seskar (at) winlab (dot) rutgers (dot) edu

2 Cognitive Experiments at Scale ORBIT radio grid testbed currently supports ~10 USRP and ~32 USRP2 (GNU) radios, 100 low-cost spectrum sensors, WARP and GENI CR-Kit platforms Plan to reach ~64 cognitive radio nodes (Q4 2013) Suburban ORBIT Radio Grid 500 meters Office 20 meters Urban Current ORBIT sandbox with GNU radio 30 meters 300 meters Radio Mapping Concept for ORBIT Emulator 400-node Radio Grid Facility at Tech Center Programmable ORBIT radio node URSP CR board

3 Why (CRKIT) Framework? INNOVATION CYCLE Focus on Creativity, not Engineering Complexity : Split Baseband in two domain spaces : Dynamic Swappable Communication APPs (creative problem) Static - Open-sourced System-on-Chip (complex engineering problem) Abstract lower level design complexities from Users FSoC Features CRKIT = make real-time and widetuning radio a viable solution for large scale experiments. Live system runs Access to lower level resources thru APIs VITA radio transport protocol for radio control Networking capable node Support up to four dynamic APPs Library of Open-sourced Communication APPs Static Framework utilization level < 15% for V5SX95, even less for newer technologies, for ex. Virtex7. Transparent to underlying FPGA technology. Can be ported to future HW platforms and newer FPGA technologies. WDR from Radio Technology Solutions

4 What is GENI CRKIT Framework? CRKIT HW Platform SW Platform ORBIT Integration Wideband Radio Flexible Baseband Embedded HOST PHY Layer Exp. Exp. Scalability FPGA- SoC Comm. APPs Radio APIs OMF Baseband Processor : FPGA-based off-the-shelf board Control up to 4 full-duplex wideband radios FPGA-based System-on-Chip (FSoC) implementation CRKIT baseband with 4 stacked radios Wideband Radio (WDR) Module : Baseband with 1 mounted radio Actual CogRadio with enclosure, 2 WDRs Wideband : tunable range 300MHz to 7.5GHz 25MHz bandwidth 50Msps 12-bit ADC, 200Msps 12-bit DAC 50us switch between frequencies

5 Spiral II GENI project: CR kit HW Wide-tuning Digital Radio (WDR) block diagram Range of baseband FPGA platforms 4 (2) configurable radio modules for phased or smart antenna applications with Phase I: Each module allows two 25 MHz bands from 300 to 6000 MHz Phase II: Each module allows two different 300 MHz bands from 100 to 7500 MHz Each module supports independent full duplex operation. 1 usec RF frequency switching time Switched antenna diversity for both TX and RX channels.n

6 CRKIT Programming Model Network HOST CRKIT Application development CRKIT development Java, C# C C GUI Algorithm Comm. APP Embedded SW System Debugging System Test CR DSA VHDL/ Verilog Mathworks Simulink IP Networking HW Configuration Host CMD Parsing DHCP/ARP Lookup Tables/ RF ETH/VITA

7 APP Development Flow MATLAB Simulink Flow APP Specification Design dynamic APP APP Validation PCORE boots Execute CRKIT Embedded SW CRKIT Flow Compile APP CRKIT Embedded SW 1. Get IP address using DHCP 2. Discover HOST 3. Configure CRKIT hardware 4. Parse HOST commands Link APP to Framework Host CMD Parsing HW Config. Networking Xilinx ISE Flow Compile Framework Generate FPGA bit file Download to Hardware Lookup Table Configuration dynamic Config. (ETH/VITA) initial config. RF Control

8 WiSER NSF CRI Project Use off-the-shelf hardware produced by commercial OEM vendors System integration with existing software components Community release of open-source software platform and related software radio design Tools including PHY/MAC hardware accelerators, spectrum measurement and protocol components. Reference implementation on two campuses of a multi-node dynamic spectrum access network

9 WiSER Baseline Hardware Zynq-7000 SoC / Analog Devices Software-Defined Radio Kit ZedBoard baseboard (Zynq XC7Z020 device) Dual-core ARM Cortex -A9 256 KB on-chip RAM Gigabit Ethernet, 2x SD/SDIO, USB,CAN, SPI, UART,I2C 512 MB DDR3, 256 Mb QSPI Flash 85K Logic Cells, 106K FF 220 Programmable DSP Slices (18x25 MACCs) Analog Devices FMC RF Front-end Software tunable across wide frequency range (400MHz to 4GHz) with 125MHz channel bandwidth (250MSPS ADC, 1GSPS DAC) RF section bypass for baseband sampling Phase and frequency synchronization on both transmit and receive paths

10 CRKit Phase II RF Front-end Dual full duplex operation MHz (bandwidths up to 500MHz). Transmitter: dual 16 bit 800MSps DAC, filtering, IQ modulator, RF filtering and power amplifier. Receiver: LNA, selectable RF filters, IQ demodulator and dual ADC ( MSps or MSps) Features: +10dBm of output power, 50 µsec. frequency hop, carrier lock to internal or external reference, carrier phase adjust, 32 db gain adjust, carrier feedthru suppression and sideband balance adjustment. +10dBm of output power, 50 usec. frequency hop, carrier lock to internal or external reference, carrier phase adjust, 32 db gain adjust, carrier feedthru suppression and sideband balance adjustment.

11 WiSER HW Extensions 16-core (64-core) Adapteva processor hosted by the Zedboard motherboard, as shown below The Epiphany multi-core chip daughter card

12 Future Framework Architecture 1. Dual-core ARM processors Linux support Dual AXI bus architecture Independent Data and Control traffic 2. Independent APP sampling rates Support Multirate and Multi-APP systems Decoupling of APP clock domains from overall Framework. Permits Spectrum Sensing APP + Communication APP in same architecture 3. Applications Reuse previously designed APPs NC-OFDM Spectrum Sensing 4. RF 400MHz to 4GHz tuning range 125MHz Channel Bandwidth (250MSPS ADC, 1GSPS DAC) Full-duplex

[Download Tech Notes TN-11, TN-18 and TN-25 for more information on D-TA s Record & Playback solution] SENSOR PROCESSING FOR DEMANDING APPLICATIONS 29

[Download Tech Notes TN-11, TN-18 and TN-25 for more information on D-TA s Record & Playback solution] SENSOR PROCESSING FOR DEMANDING APPLICATIONS 29 is an extremely scalable and ultra-fast 10 Gigabit record and playback system. It is designed to work with D-TA sensor signal acquisition products that are 10 Gigabit (10GbE) network attached. The can

More information

Ettus Research Products and Roadmap 2011

Ettus Research Products and Roadmap 2011 Ettus Research Products and Roadmap 2011 Matt Ettus Ettus Research September, 2011 Outline 1 2 3 4 Outline 1 2 3 4 Ettus Research founded in 2004 Acquired by National Instruments in Feb

More information

7a. System-on-chip design and prototyping platforms

7a. System-on-chip design and prototyping platforms 7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit

More information

Department of Electrical and Computer Engineering Ben-Gurion University of the Negev. LAB 1 - Introduction to USRP

Department of Electrical and Computer Engineering Ben-Gurion University of the Negev. LAB 1 - Introduction to USRP Department of Electrical and Computer Engineering Ben-Gurion University of the Negev LAB 1 - Introduction to USRP - 1-1 Introduction In this lab you will use software reconfigurable RF hardware from National

More information

Model-based system-on-chip design on Altera and Xilinx platforms

Model-based system-on-chip design on Altera and Xilinx platforms CO-DEVELOPMENT MANUFACTURING INNOVATION & SUPPORT Model-based system-on-chip design on Altera and Xilinx platforms Ronald Grootelaar, System Architect RJA.Grootelaar@3t.nl Agenda 3T Company profile Technology

More information

NORTHEASTERN UNIVERSITY Graduate School of Engineering. Thesis Title: CRASH: Cognitive Radio Accelerated with Software and Hardware

NORTHEASTERN UNIVERSITY Graduate School of Engineering. Thesis Title: CRASH: Cognitive Radio Accelerated with Software and Hardware NORTHEASTERN UNIVERSITY Graduate School of Engineering Thesis Title: CRASH: Cognitive Radio Accelerated with Software and Hardware Author: Jonathon Pendlum Department: Electrical and Computer Engineering

More information

All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule

All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule All Programmable Logic Hans-Joachim Gelke Institute of Embedded Systems Institute of Embedded Systems 31 Assistants 10 Professors 7 Technical Employees 2 Secretaries www.ines.zhaw.ch Research: Education:

More information

ZigBee Technology Overview

ZigBee Technology Overview ZigBee Technology Overview Presented by Silicon Laboratories Shaoxian Luo 1 EM351 & EM357 introduction EM358x Family introduction 2 EM351 & EM357 3 Ember ZigBee Platform Complete, ready for certification

More information

Eli Levi Eli Levi holds B.Sc.EE from the Technion.Working as field application engineer for Systematics, Specializing in HDL design with MATLAB and

Eli Levi Eli Levi holds B.Sc.EE from the Technion.Working as field application engineer for Systematics, Specializing in HDL design with MATLAB and Eli Levi Eli Levi holds B.Sc.EE from the Technion.Working as field application engineer for Systematics, Specializing in HDL design with MATLAB and Simulink targeting ASIC/FGPA. Previously Worked as logic

More information

GnuRadio CONTACT INFORMATION: phone: +1.301.527.1629 fax: +1.301.527.1690 email: whitepaper@hsc.com web: www.hsc.com

GnuRadio CONTACT INFORMATION: phone: +1.301.527.1629 fax: +1.301.527.1690 email: whitepaper@hsc.com web: www.hsc.com GnuRadio CONTACT INFORMATION: phone: +1.301.527.1629 fax: +1.301.527.1690 email: whitepaper@hsc.com web: www.hsc.com PROPRIETARY NOTICE All rights reserved. This publication and its contents are proprietary

More information

Reconfigurable System-on-Chip Design

Reconfigurable System-on-Chip Design Reconfigurable System-on-Chip Design MITCHELL MYJAK Senior Research Engineer Pacific Northwest National Laboratory PNNL-SA-93202 31 January 2013 1 About Me Biography BSEE, University of Portland, 2002

More information

Nutaq. PicoDigitizer 125-Series 16 or 32 Channels, 125 MSPS, FPGA-Based DAQ Solution PRODUCT SHEET. nutaq.com MONTREAL QUEBEC

Nutaq. PicoDigitizer 125-Series 16 or 32 Channels, 125 MSPS, FPGA-Based DAQ Solution PRODUCT SHEET. nutaq.com MONTREAL QUEBEC Nutaq PicoDigitizer 125-Series 16 or 32 Channels, 125 MSPS, FPGA-Based DAQ Solution PRODUCT SHEET QUEBEC I MONTREAL I N E W YO R K I nutaq.com Nutaq PicoDigitizer 125-Series The PicoDigitizer 125-Series

More information

Spectrum analyzer with USRP, GNU Radio and MATLAB

Spectrum analyzer with USRP, GNU Radio and MATLAB Spectrum analyzer with USRP, GNU Radio and MATLAB António José Costa, João Lima, Lúcia Antunes, Nuno Borges de Carvalho {antoniocosta, jflima, a30423, nbcarvalho}@ua.pt January 23, 2009 Abstract In this

More information

Demonstration of a Software Defined Radio Platform for dynamic spectrum allocation.

Demonstration of a Software Defined Radio Platform for dynamic spectrum allocation. Demonstration of a Software Defined Radio Platform for dynamic spectrum allocation. Livia Ruiz Centre for Telecommunications Value-Chain Research Institute of Microelectronic and Wireless Systems, NUI

More information

Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah

Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah (DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de NIOS II 1 1 What is Nios II? Altera s Second Generation

More information

Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com

Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com Best Practises for LabVIEW FPGA Design Flow 1 Agenda Overall Application Design Flow Host, Real-Time and FPGA LabVIEW FPGA Architecture Development FPGA Design Flow Common FPGA Architectures Testing and

More information

Tri-Band RF Transceivers for Dynamic Spectrum Access. By Nishant Kumar and Yu-Dong Yao

Tri-Band RF Transceivers for Dynamic Spectrum Access. By Nishant Kumar and Yu-Dong Yao Tri-Band RF Transceivers for Dynamic Spectrum Access By Nishant Kumar and Yu-Dong Yao Presentation outline Introduction to WISELAB Active work at WISELAB Tri-band test bed Elements of the test bed Experimentation

More information

Open Flow Controller and Switch Datasheet

Open Flow Controller and Switch Datasheet Open Flow Controller and Switch Datasheet California State University Chico Alan Braithwaite Spring 2013 Block Diagram Figure 1. High Level Block Diagram The project will consist of a network development

More information

Accelerate Cloud Computing with the Xilinx Zynq SoC

Accelerate Cloud Computing with the Xilinx Zynq SoC X C E L L E N C E I N N E W A P P L I C AT I O N S Accelerate Cloud Computing with the Xilinx Zynq SoC A novel reconfigurable hardware accelerator speeds the processing of applications based on the MapReduce

More information

Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen. Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik

Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen. Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik Contents Überblick: Aufbau moderner FPGA Einblick: Eigenschaften

More information

Wireless Communication and RF System Design Using MATLAB and Simulink Giorgia Zucchelli Technical Marketing RF & Mixed-Signal

Wireless Communication and RF System Design Using MATLAB and Simulink Giorgia Zucchelli Technical Marketing RF & Mixed-Signal Wireless Communication and RF System Design Using MATLAB and Simulink Giorgia Zucchelli Technical Marketing RF & Mixed-Signal 2013 The MathWorks, Inc. 1 Outline of Today s Presentation Introduction to

More information

SDR Architecture. Introduction. Figure 1.1 SDR Forum High Level Functional Model. Contributed by Lee Pucker, Spectrum Signal Processing

SDR Architecture. Introduction. Figure 1.1 SDR Forum High Level Functional Model. Contributed by Lee Pucker, Spectrum Signal Processing SDR Architecture Contributed by Lee Pucker, Spectrum Signal Processing Introduction Software defined radio (SDR) is an enabling technology, applicable across a wide range of areas within the wireless industry,

More information

CFD Implementation with In-Socket FPGA Accelerators

CFD Implementation with In-Socket FPGA Accelerators CFD Implementation with In-Socket FPGA Accelerators Ivan Gonzalez UAM Team at DOVRES FuSim-E Programme Symposium: CFD on Future Architectures C 2 A 2 S 2 E DLR Braunschweig 14 th -15 th October 2009 Outline

More information

Modular, Open-Source Software Transceiver for PHY/MAC Research

Modular, Open-Source Software Transceiver for PHY/MAC Research Modular, Open-Source Software Transceiver for PHY/MAC Research John Malsbury Ettus Research 1043 N Shoreline Blvd. (650)417-6019 john.malsbury@ettus.com Abstract The USRP (Universal Software Radio Peripheral)

More information

CPCC Networking. Faculty. Hamid Jafarkhani Ahhmed Eltawil Homayoun Yousefi zadeh Anima Anandkuma Athina Markopoulou

CPCC Networking. Faculty. Hamid Jafarkhani Ahhmed Eltawil Homayoun Yousefi zadeh Anima Anandkuma Athina Markopoulou CPCC Networking Faculty Hamid Jafarkhani Ahhmed Eltawil Homayoun Yousefi zadeh Anima Anandkuma Athina Markopoulou Network Coding Basic Idea Allow intermediate nodes to combine packets Receivers must decode

More information

GNU Radio. An introduction. Jesper M. Kristensen Department of Electronic Systems jmk@es.aau.dk. Programmerbare digitale enheder Tuesday 6/3 2007

GNU Radio. An introduction. Jesper M. Kristensen Department of Electronic Systems jmk@es.aau.dk. Programmerbare digitale enheder Tuesday 6/3 2007 GNU Radio An introduction Jesper M. Kristensen Department of Electronic Systems jmk@es.aau.dk Programmerbare digitale enheder Tuesday 6/3 2007 Programmerbare digitale enheder GNU Radio 1 / 36 Outline Introduction

More information

Lesson 7: SYSTEM-ON. SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY. Chapter-1L07: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education

Lesson 7: SYSTEM-ON. SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY. Chapter-1L07: Embedded Systems - , Raj Kamal, Publs.: McGraw-Hill Education Lesson 7: SYSTEM-ON ON-CHIP (SoC( SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY 1 VLSI chip Integration of high-level components Possess gate-level sophistication in circuits above that of the counter,

More information

Thingsquare Technology

Thingsquare Technology Thingsquare Technology Thingsquare connects smartphone apps with things such as thermostats, light bulbs, and street lights. The devices have a programmable wireless chip that runs the Thingsquare firmware.

More information

Application Note Receiving HF Signals with a USRP Device Ettus Research

Application Note Receiving HF Signals with a USRP Device Ettus Research Application Note Receiving HF Signals with a USRP Device Ettus Research Introduction The electromagnetic (EM) spectrum between 3 and 30 MHz is commonly referred to as the HF band. Due to the propagation

More information

H MICRO CASE STUDY. Device API + IPC mechanism. Electrical and Functional characterization of HMicro s ECG patch

H MICRO CASE STUDY. Device API + IPC mechanism. Electrical and Functional characterization of HMicro s ECG patch H MICRO CASE STUDY HMicro HMicro is a wireless healthcare chip company to enable industry s first fully disposable wireless patches with high reliability, high data integrity, low cost, small form factor

More information

DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS

DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS U. Pogliano, B. Trinchera, G.C. Bosco and D. Serazio INRIM Istituto Nazionale di Ricerca Metrologica Torino (Italia)

More information

WiLink 8 Solutions. Coexistence Solution Highlights. Oct 2013

WiLink 8 Solutions. Coexistence Solution Highlights. Oct 2013 WiLink 8 Solutions Coexistence Solution Highlights Oct 2013 1 Products on market with TI connectivity 2004 2007 2009-11 2013 Use cases: BT voice, WLAN data Features: TDM based operation Strict protection

More information

Getting Started Guide

Getting Started Guide Getting Started Guide Version 1.0 Zynq -7000 All Programmable SoC / AD9361 Software-Defined Radio Evaluation Kit REVISION HISTORY DATE VERSION REVISION 11/07/2013 1.0 Initial Release \ LL 2 Getting Started

More information

Echtzeittesten mit MathWorks leicht gemacht Simulink Real-Time Tobias Kuschmider Applikationsingenieur

Echtzeittesten mit MathWorks leicht gemacht Simulink Real-Time Tobias Kuschmider Applikationsingenieur Echtzeittesten mit MathWorks leicht gemacht Simulink Real-Time Tobias Kuschmider Applikationsingenieur 2015 The MathWorks, Inc. 1 Model-Based Design Continuous Verification and Validation Requirements

More information

Simple SDR Receiver. Looking for some hardware to learn about SDR? This project may be just what you need to explore this hot topic!

Simple SDR Receiver. Looking for some hardware to learn about SDR? This project may be just what you need to explore this hot topic! Michael Hightower, KF6SJ 13620 White Rock Station Rd, Poway, CA 92064; kf6sj@arrl.net Simple SDR Receiver Looking for some hardware to learn about SDR? This project may be just what you need to explore

More information

Presentation Outline. The NavSAS group; Examples of Software-Radio Technology in GNSS;

Presentation Outline. The NavSAS group; Examples of Software-Radio Technology in GNSS; Telemobility 2008 Progetto Galileo ed altri GNSS Development of GPS-Galileo Galileo Software Radio Receivers Marco Pini - NavSAS group Presentation Outline The NavSAS group; Basic on Software-Radio Technology;

More information

Field-Test Setup for DRM+, DRM30, FM and AM.

Field-Test Setup for DRM+, DRM30, FM and AM. A Professional but yet Low-Cost Software-Defined Radio (SDR) Field-Test Setup for DRM+, DRM30, FM and AM. Tagung des Deutschen DRM Forums Turgi, 08. June 2010 Lehrstuhl für Integrierte Systeme Outline

More information

LoRa FAQs. www.semtech.com 1 of 4 Semtech. Semtech Corporation LoRa FAQ

LoRa FAQs. www.semtech.com 1 of 4 Semtech. Semtech Corporation LoRa FAQ LoRa FAQs 1.) What is LoRa Modulation? LoRa (Long Range) is a modulation technique that provides significantly longer range than competing technologies. The modulation is based on spread-spectrum techniques

More information

Quick Start Guide. MRB-KW01 Development Platform Radio Utility Application Demo MODULAR REFERENCE BOARD

Quick Start Guide. MRB-KW01 Development Platform Radio Utility Application Demo MODULAR REFERENCE BOARD Quick Start Guide MRB-KW01 Development Platform Radio Utility Application Demo MODULAR REFERENCE BOARD Quick Start Guide Get to Know the MRB-KW01x Module UART Selector ANT 1 RFIO (TX/RX) USB 2.0 Serial

More information

HANIC 100G: Hardware accelerator for 100 Gbps network traffic monitoring

HANIC 100G: Hardware accelerator for 100 Gbps network traffic monitoring CESNET Technical Report 2/2014 HANIC 100G: Hardware accelerator for 100 Gbps network traffic monitoring VIKTOR PUš, LUKÁš KEKELY, MARTIN ŠPINLER, VÁCLAV HUMMEL, JAN PALIČKA Received 3. 10. 2014 Abstract

More information

Application Note Design Process for Smart, Distributed RF Sensors Ettus Research

Application Note Design Process for Smart, Distributed RF Sensors Ettus Research Application Note Design Process for Smart, Distributed RF Sensors Ettus Research Introduction The Ettus Research USRP (Universal Software Radio Peripheral) is a flexible, low-cost software defined radio

More information

Avoiding pitfalls in PROFINET RT and IRT Node Implementation

Avoiding pitfalls in PROFINET RT and IRT Node Implementation Avoiding pitfalls in PROFINET RT and IRT Node Implementation Prof. Hans D. Doran ZHAW / Institute of Embedded Systems Technikumstrasse 9, 8400 Winterthur, Switzerland E-Mail: hans.doran@zhaw.ch Lukas Itin

More information

Quick Start X-Series Ettus Research

Quick Start X-Series Ettus Research Quick Start X-Series Ettus Research Introduction This Quick Start is meant to show you how to put together your new X300/310. We will start at the point when you have yet to unpack the boxes and go all

More information

INTRODUCTION TO COMMUNICATION SYSTEMS AND TRANSMISSION MEDIA

INTRODUCTION TO COMMUNICATION SYSTEMS AND TRANSMISSION MEDIA COMM.ENG INTRODUCTION TO COMMUNICATION SYSTEMS AND TRANSMISSION MEDIA 9/6/2014 LECTURES 1 Objectives To give a background on Communication system components and channels (media) A distinction between analogue

More information

Maximizing Receiver Dynamic Range for Spectrum Monitoring

Maximizing Receiver Dynamic Range for Spectrum Monitoring Home Maximizing Receiver Dynamic Range for Spectrum Monitoring Brian Avenell, National Instruments Corp., Austin, TX October 15, 2012 As consumers continue to demand more data wirelessly through mobile

More information

Wireless Microcontrollers for Environment Management, Asset Tracking and Consumer. October 2009

Wireless Microcontrollers for Environment Management, Asset Tracking and Consumer. October 2009 Wireless Microcontrollers for Environment Management, Asset Tracking and Consumer October 2009 Jennic highlights Jennic is a fabless semiconductor company providing Wireless Microcontrollers to high-growth

More information

AGIPD Interface Electronic Prototyping

AGIPD Interface Electronic Prototyping AGIPD Interface Electronic Prototyping P.Goettlicher I. Sheviakov M. Zimmer - Hardware Setup, Measurements - ADC (AD9252 14bit x 8ch x 50msps ) readout - Custom 10G Ethernet performance - Conclusions Test

More information

Talon Communications Presentation

Talon Communications Presentation Talon Communications Presentation Wireless Product Development It s s what we do! Company Overview Location: San Diego, CA Founded: 2002 Phone: (858) 232 6325 Website: www.taloncom.com Email: william.craig@taloncom.com

More information

Achieving New Levels of Channel Density in Downstream Cable Transmitter Systems: RF DACs Deliver Smaller Size and Lower Power Consumption

Achieving New Levels of Channel Density in Downstream Cable Transmitter Systems: RF DACs Deliver Smaller Size and Lower Power Consumption Achieving New Levels of Channel Density in Downstream Cable Transmitter Systems: RF DACs Deliver Smaller Size and Lower Power Consumption Introduction By: Analog Devices, Inc. (ADI) Daniel E. Fague, Applications

More information

LogiCORE IP AXI Performance Monitor v2.00.a

LogiCORE IP AXI Performance Monitor v2.00.a LogiCORE IP AXI Performance Monitor v2.00.a Product Guide Table of Contents IP Facts Chapter 1: Overview Target Technology................................................................. 9 Applications......................................................................

More information

Agilent Technologies. Generating Custom, Real-World Waveforms Integrating Test Instrumentation into the Design Process Application Note 1360

Agilent Technologies. Generating Custom, Real-World Waveforms Integrating Test Instrumentation into the Design Process Application Note 1360 Agilent Technologies Generating Custom, Real-World Waveforms Integrating Test Instrumentation into the Design Process Application Note 1360 Table of Contents Introduction...............................................................................3

More information

ADVANCED VEHICLE TRACKING SYSTEM USING ARM7

ADVANCED VEHICLE TRACKING SYSTEM USING ARM7 ADVANCED VEHICLE TRACKING SYSTEM USING ARM7 L. Kishore 1, Arun Raja 2 1 M.E. Embedded Systems Technologies, Sri Ramakrishna Engineering College 2 Assistant Professor, Department of ECE, Sri Ramakrishna

More information

10/100/1000Mbps Ethernet MAC with Protocol Acceleration MAC-NET Core with Avalon Interface

10/100/1000Mbps Ethernet MAC with Protocol Acceleration MAC-NET Core with Avalon Interface 1 Introduction Ethernet is available in different speeds (10/100/1000 and 10000Mbps) and provides connectivity to meet a wide range of needs from desktop to switches. MorethanIP IP solutions provide a

More information

Software Radio For Cost-Effective Growth Opportunities for Rural Carriers

Software Radio For Cost-Effective Growth Opportunities for Rural Carriers Introduction Software Radio For Cost-Effective Growth Opportunities for Rural Carriers By: John Chapin, Chief Technology Officer, Vanu, Inc. For cellular carriers in rural areas of the developed world,

More information

Maximizing Range and Battery Life in Low-Cost Wireless Networks

Maximizing Range and Battery Life in Low-Cost Wireless Networks Maximizing Range and Battery Life in Low-Cost Wireless Networks The proliferation of cost-effective wireless technology has led to the rise of entirely new types of networks across a wide range of applications

More information

Development. Igor Sheviakov Manfred Zimmer Peter Göttlicher Qingqing Xia. AGIPD Meeting 01-02 April, 2014

Development. Igor Sheviakov Manfred Zimmer Peter Göttlicher Qingqing Xia. AGIPD Meeting 01-02 April, 2014 Textmasterformat AGIPD Firmware/Software bearbeiten Igor Sheviakov Manfred Zimmer Peter Göttlicher Qingqing Xia AGIPD Meeting 01-02 April, 2014 Outline Textmasterformat bearbeiten Reminder: hardware set-up

More information

Designing a System-on-Chip (SoC) with an ARM Cortex -M Processor

Designing a System-on-Chip (SoC) with an ARM Cortex -M Processor Designing a System-on-Chip (SoC) with an ARM Cortex -M Processor A Starter Guide Joseph Yiu November 2014 version 1.02 27 Nov 2014 1 - Background Since the ARM Cortex -M0 Processor was released a few years

More information

FPGA Accelerator Virtualization in an OpenPOWER cloud. Fei Chen, Yonghua Lin IBM China Research Lab

FPGA Accelerator Virtualization in an OpenPOWER cloud. Fei Chen, Yonghua Lin IBM China Research Lab FPGA Accelerator Virtualization in an OpenPOWER cloud Fei Chen, Yonghua Lin IBM China Research Lab Trend of Acceleration Technology Acceleration in Cloud is Taking Off Used FPGA to accelerate Bing search

More information

System on Chip Platform Based on OpenCores for Telecommunication Applications

System on Chip Platform Based on OpenCores for Telecommunication Applications System on Chip Platform Based on OpenCores for Telecommunication Applications N. Izeboudjen, K. Kaci, S. Titri, L. Sahli, D. Lazib, F. Louiz, M. Bengherabi, *N. Idirene Centre de Développement des Technologies

More information

Core Technology for the Wireless Network Virtualization

Core Technology for the Wireless Network Virtualization Core Technology for the Wireless Network Virtualization May 23, 2011 Gahee Jo Contents 2 Introduction Virtualization Wireless Network Virtualization Wireless Network Structure Evolution Core technology

More information

Analog Devices RadioVerse technology: Simpler wireless system design

Analog Devices RadioVerse technology: Simpler wireless system design Analog Devices RadioVerse technology: Simpler wireless system design Steve Taranovich - May 23, 2016 If you are a design engineer interested in ways to accelerate your development cycle for Wireless Radio

More information

LLRF. Digital RF Stabilization System

LLRF. Digital RF Stabilization System LLRF Digital RF Stabilization System Many instruments. Many people. Working together. Stability means knowing your machine has innovative solutions. For users, stability means a machine achieving its full

More information

What is a System on a Chip?

What is a System on a Chip? What is a System on a Chip? Integration of a complete system, that until recently consisted of multiple ICs, onto a single IC. CPU PCI DSP SRAM ROM MPEG SoC DRAM System Chips Why? Characteristics: Complex

More information

Application Note: AN00141 xcore-xa - Application Development

Application Note: AN00141 xcore-xa - Application Development Application Note: AN00141 xcore-xa - Application Development This application note shows how to create a simple example which targets the XMOS xcore-xa device and demonstrates how to build and run this

More information

Document ID: FLXN111 PRODUCTS AND LICENSING

Document ID: FLXN111 PRODUCTS AND LICENSING Document ID: FLXN111 PRODUCTS AND LICENSING This document could contain technical inaccuracies or typographical errors. Flexibilis Oy may make changes in the product described in this document at any time.

More information

M85 OpenCPU Solution Presentation

M85 OpenCPU Solution Presentation M85 OpenCPU Solution Presentation 2013/09/22 Wireless Solutions Co., Ltd. All rights reserved OUTLINE OpenCPU Summary Advantages Software Architecture What s New? Open Resources Development Requirements

More information

GSM/EDGE Output RF Spectrum on the V93000 Joe Kelly and Max Seminario, Verigy

GSM/EDGE Output RF Spectrum on the V93000 Joe Kelly and Max Seminario, Verigy GSM/EDGE Output RF Spectrum on the V93000 Joe Kelly and Max Seminario, Verigy Introduction A key transmitter measurement for GSM and EDGE is the Output RF Spectrum, or ORFS. The basis of this measurement

More information

RFSPACE CLOUD-IQ #CONNECTED SOFTWARE DEFINED RADIO

RFSPACE CLOUD-IQ #CONNECTED SOFTWARE DEFINED RADIO CLOUD-IQ #CONNECTED SOFTWARE DEFINED RADIO 1 - SPECIFICATIONS Cloud-IQ INTRODUCTION The Cloud-IQ is a high performance, direct sampling software radio with an ethernet interface. It offers outstanding

More information

Creating The World s First Open Programmable City @bristolisopen. Dimitra Simeonidou & Anna Tzanakaki

Creating The World s First Open Programmable City @bristolisopen. Dimitra Simeonidou & Anna Tzanakaki Creating The World s First Open Programmable City @bristolisopen Dimitra Simeonidou & Anna Tzanakaki Bristol: Liveable, Sustainable & Resilient City A vibrant ecosystem largest digital cluster in UK outside

More information

Software-Defined Radio White Paper

Software-Defined Radio White Paper Software-Defined Radio White Paper A Technology Overview August 2002 Wipro Technologies Innovative Solutions, Quality Leadership Executive Summary Software-Defined Radio (SDR) is a rapidly evolving technology

More information

Pre-tested System-on-Chip Design. Accelerates PLD Development

Pre-tested System-on-Chip Design. Accelerates PLD Development Pre-tested System-on-Chip Design Accelerates PLD Development March 2010 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 Pre-tested

More information

Jeffrey H. Reed. Director, reedjh@vt.edu, (540) 231-2972 Bradley Department of Electrical and Computer Engineering

Jeffrey H. Reed. Director, reedjh@vt.edu, (540) 231-2972 Bradley Department of Electrical and Computer Engineering Cognitive Radio Research at Virginia Tech Jeffrey H. Reed Director, Wireless@Virginia Tech reedjh@vt.edu, (540) 231-2972 Bradley Department of Electrical and Computer Engineering 1 Sponsors of Cognitive

More information

System Design Issues in Embedded Processing

System Design Issues in Embedded Processing System Design Issues in Embedded Processing 9/16/10 Jacob Borgeson 1 Agenda What does TI do? From MCU to MPU to DSP: What are some trends? Design Challenges Tools to Help 2 TI - the complete system The

More information

FPGAs in Next Generation Wireless Networks

FPGAs in Next Generation Wireless Networks FPGAs in Next Generation Wireless Networks March 2010 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 FPGAs in Next Generation

More information

System Component Deployment in a Realtime Embedded Software Defined Radio (SDR) Architecture

System Component Deployment in a Realtime Embedded Software Defined Radio (SDR) Architecture System Component Deployment in a Realtime Embedded Software Defined Radio (SDR) Architecture Dawn Szelc The MITRE Corp. Lead System Engineer Mark Adams Exigent International VP Wireless Engineering Outline

More information

Getting Started with the Xilinx Zynq- 7000 All Programmable SoC Mini-ITX Development Kit

Getting Started with the Xilinx Zynq- 7000 All Programmable SoC Mini-ITX Development Kit Getting Started with the Xilinx Zynq- 7000 All Programmable SoC Mini-ITX Development Kit Table of Contents ABOUT THIS GUIDE... 3 ADDITIONAL DOCUMENTATION... 3 ADDITIONAL SUPPORT RESOURCES... 3 INTRODUCTION...

More information

Product Information S N O. Portable VIP protection CCTV & Alarm System 2

Product Information S N O. Portable VIP protection CCTV & Alarm System 2 Product Information S N O Portable VIP protection CCTV & Alarm System 2 G O V E R N M E N T A L S E C U R I T Y S O L U T I VIP KIT Rapid Deployment VIP Protection Kit The VIP KIT has been designed to

More information

Make the green IP switch Low-energy semiconductor solutions for VoIP

Make the green IP switch Low-energy semiconductor solutions for VoIP Make the green IP switch Low-energy semiconductor solutions for VoIP Greener, better, easier With its capability to deliver free calls, extra features and low infrastructure costs, Voice over Internet

More information

868 MHz Traffic Detective: A Software-Based Tool for Radio Traffic Monitoring

868 MHz Traffic Detective: A Software-Based Tool for Radio Traffic Monitoring 868 MHz Traffic Detective: A Software-Based Tool for Radio Traffic Monitoring Jens Saalmüller, Matthias Kuba, Andreas Oeder Networked Systems and Applications Department, Fraunhofer Institute for Integrated

More information

A survey on Spectrum Management in Cognitive Radio Networks

A survey on Spectrum Management in Cognitive Radio Networks A survey on Spectrum Management in Cognitive Radio Networks Ian F. Akyildiz, Won-Yeol Lee, Mehmet C. Vuran, Shantidev Mohanty Georgia Institute of Technology Communications Magazine, vol 46, April 2008,

More information

Seeking Opportunities for Hardware Acceleration in Big Data Analytics

Seeking Opportunities for Hardware Acceleration in Big Data Analytics Seeking Opportunities for Hardware Acceleration in Big Data Analytics Paul Chow High-Performance Reconfigurable Computing Group Department of Electrical and Computer Engineering University of Toronto Who

More information

40G MACsec Encryption in an FPGA

40G MACsec Encryption in an FPGA 40G MACsec Encryption in an FPGA Dr Tom Kean, Managing Director, Algotronix Ltd, 130-10 Calton Road, Edinburgh EH8 8JQ United Kingdom Tel: +44 131 556 9242 Email: tom@algotronix.com February 2012 1 MACsec

More information

Introduction to Receivers

Introduction to Receivers Introduction to Receivers Purpose: translate RF signals to baseband Shift frequency Amplify Filter Demodulate Why is this a challenge? Interference (selectivity, images and distortion) Large dynamic range

More information

Clocking Solutions. Wired Communications / Networking Wireless Communications Industrial Automotive Consumer Computing. ti.

Clocking Solutions. Wired Communications / Networking Wireless Communications Industrial Automotive Consumer Computing. ti. ing Solutions Wired Communications / Networking Wireless Communications Industrial Automotive Consumer Computing ti.com/clocks 2014 Accelerate Time-to-Market with Easy-to-Use ing Solutions Texas Instruments

More information

Xilinx 7 Series FPGA Power Benchmark Design Summary May 2015

Xilinx 7 Series FPGA Power Benchmark Design Summary May 2015 Xilinx 7 Series FPGA Power Benchmark Design Summary May 15 Application-centric Benchmarking Process 1G Packet Processor OTN Muxponder ASIC Emulation Wireless Radio & Satellite Modem Edge QAM AVB Switcher

More information

Embedded Linux RADAR device

Embedded Linux RADAR device Embedded Linux Conference Europe 2012 (Barcelona - November 5-7) Embedded Linux RADAR device Taking advantage on Linaro tools and HTML5 AJAX real-time visualization Agustí FONTQUERNI GORCHS af@iseebcn.com

More information

Non-Data Aided Carrier Offset Compensation for SDR Implementation

Non-Data Aided Carrier Offset Compensation for SDR Implementation Non-Data Aided Carrier Offset Compensation for SDR Implementation Anders Riis Jensen 1, Niels Terp Kjeldgaard Jørgensen 1 Kim Laugesen 1, Yannick Le Moullec 1,2 1 Department of Electronic Systems, 2 Center

More information

Municipal Mesh Network Design

Municipal Mesh Network Design White Paper Municipal Mesh Network Design Author: Maen Artimy 1 Summary This document provides a wireless mesh network design for the downtown area of the Town of Wolfville, Nova Scotia. This design serves

More information

REAL-TIME SOFTWARE DEFINED GPS RECEIVER. A Thesis. Submitted to the Faculty. Purdue University. Jeremy Hershberger. In Partial Fulfillment of the

REAL-TIME SOFTWARE DEFINED GPS RECEIVER. A Thesis. Submitted to the Faculty. Purdue University. Jeremy Hershberger. In Partial Fulfillment of the REAL-TIME SOFTWARE DEFINED GPS RECEIVER A Thesis Submitted to the Faculty of Purdue University by Jeremy Hershberger In Partial Fulfillment of the Requirements for the Degree of Master of Science in Engineering

More information

Fernando Aguado-Agelet University of Vigo - INTA

Fernando Aguado-Agelet University of Vigo - INTA Fernando Aguado-Agelet University of Vigo - INTA August 10th 2008 2008 Cubesat Summer Developer s Workshop 1 Project Presentation GENERAL DESCRIPTION University of Vigo: Leader Spanish university in R+D

More information

SmartDiagnostics Application Note Wireless Interference

SmartDiagnostics Application Note Wireless Interference SmartDiagnostics Application Note Wireless Interference Publication Date: May 27, 2015 KCF Technologies, Inc. Background The SmartDiagnostics wireless network is an easy to install, end-to-end machine

More information

White Paper Increase Flexibility in Layer 2 Switches by Integrating Ethernet ASSP Functions Into FPGAs

White Paper Increase Flexibility in Layer 2 Switches by Integrating Ethernet ASSP Functions Into FPGAs White Paper Increase Flexibility in Layer 2 es by Integrating Ethernet ASSP Functions Into FPGAs Introduction A Layer 2 Ethernet switch connects multiple Ethernet LAN segments. Because each port on the

More information

Linux. Reverse Debugging. Target Communication Framework. Nexus. Intel Trace Hub GDB. PIL Simulation CONTENTS

Linux. Reverse Debugging. Target Communication Framework. Nexus. Intel Trace Hub GDB. PIL Simulation CONTENTS Android NEWS 2016 AUTOSAR Linux Windows 10 Reverse ging Target Communication Framework ARM CoreSight Requirements Analysis Nexus Timing Tools Intel Trace Hub GDB Unit Testing PIL Simulation Infineon MCDS

More information

Design of a Wireless Medical Monitoring System * Chavabathina Lavanya 1 G.Manikumar 2

Design of a Wireless Medical Monitoring System * Chavabathina Lavanya 1 G.Manikumar 2 Design of a Wireless Medical Monitoring System * Chavabathina Lavanya 1 G.Manikumar 2 1 PG Student (M. Tech), Dept. of ECE, Chirala Engineering College, Chirala., A.P, India. 2 Assistant Professor, Dept.

More information

Full-Band Capture Cable Digital Tuning

Full-Band Capture Cable Digital Tuning White Paper Full-Band Capture Cable Digital Tuning Cable operators are demanding devices that support an increasing number of simultaneous channels, which translates to multiple cable tuners and demodulators

More information

Software Defined Radio

Software Defined Radio Software Defined Radio GNU Radio and the USRP Overview What is Software Defined Radio? Advantages of Software Defined Radio Traditional versus SDR Receivers SDR and the USRP Using GNU Radio Introduction

More information

Demystifying Wireless for Real-World Measurement Applications

Demystifying Wireless for Real-World Measurement Applications Proceedings of the IMAC-XXVIII February 1 4, 2010, Jacksonville, Florida USA 2010 Society for Experimental Mechanics Inc. Demystifying Wireless for Real-World Measurement Applications Kurt Veggeberg, Business,

More information

Serial port interface for microcontroller embedded into integrated power meter

Serial port interface for microcontroller embedded into integrated power meter Serial port interface for microcontroller embedded into integrated power meter Mr. Borisav Jovanović, Prof. dr. Predrag Petković, Prof. dr. Milunka Damnjanović, Faculty of Electronic Engineering Nis, Serbia

More information

Simplifying Embedded Hardware and Software Development with Targeted Reference Designs

Simplifying Embedded Hardware and Software Development with Targeted Reference Designs White Paper: Spartan-6 and Virtex-6 FPGAs WP358 (v1.0) December 8, 2009 Simplifying Embedded Hardware and Software Development with Targeted Reference Designs By: Navanee Sundaramoorthy FPGAs are becoming

More information

Attention. restricted to Avnet s X-Fest program and Avnet employees. Any use

Attention. restricted to Avnet s X-Fest program and Avnet employees. Any use Attention The Content material is contained copyright in by this its presentation original authors, is the property and is used of Avnet by Electronics permission. Marketing. This compendium Use of this

More information