Recent Development Work in IC Bond Pad Structure and Circuit Under Pad. Stevan Hunter
|
|
- Nora Snow
- 7 years ago
- Views:
Transcription
1 Recent Development Work in IC Bond Pad Structure and Circuit Under Pad Stevan Hunter Presented to IMAPS Student Chapter, UI, 29 SEP
2 Who did the work? Stevan Hunter Principal Reliability Engineer, ON Semiconductor, Pocatello, ID PhD Student, ISU; IMAPS member (Project started in late 2008, early work constituted MS project, May 2010) Steven Sheffield, Cesar Salas, Jason Schofield, Jose Martinez, Kyle Wilkins, Marco Salas Undergraduate student interns, Brigham Young University Idaho 1 per trimester starting in Fall 2009 (Work is contuing with Jonathan Clark, Fall 2011) Bryce Rasmussen, Troy Ruud, many others... ON Semiconductor ** Work supported by ON Semiconductor ** 2 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
3 Scope of Today s Presentation Summarizing 3 presentations / publications in 2011, relating to 0.18µm CMOS IC Technology, and other CMOS with Al metallizations 1. Hunter, et al, Use of Harsh Wafer Probe to Evaluate Various Bond Pad Structures, IEEE SWTW, Jun Hunter, et al, Use of Harsh Wire Bonding to Evaluate Various IC Bond Pad Structures, IMAPS EMPC2011, Sep Hunter, et al, Physically Robust Interconnect Design in Bond Over Active Circuitry for Cu Wire Bonding, IMAPS / SEMI Wirebonding Workshop, Jul 2011 (Two new papers to be presented at IMAPS 2011 in Oct) Martinez, et al, IC Bond Pad Structural Study by Ripple Effect, IMAPS 2011, Oct 2011 Hunter, et al, Bond Over Active Circuitry Design for Reliability, IMAPS 2011, Oct Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
4 Outline Traditional IC Bond Pads Wafer Probe Wirebonding The Cratering Test Mechanism of metals deformation and SiO 2 cracking Need for improved bond pad structures, BOAC / CUP Findings from harsh probing experiments Findings from harsh bonding experiments Design methodology for robust BOAC pad structures Pad Design Solution examples Summary 4 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
5 Integrated Circuit Bond Pads Example packaged IC s (from internet) IC die example (photo: USC) 5 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
6 Wafer Probe (Electrical Test) Probe needles simultaneously touch all bond pads of the die in order to perform electrical testing of the die. Each touch damages the pad Al surface, leaving a probe mark 6 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
7 Simplistic View of Probing (Cantilever probe tips) wafer: bond pad Wafer comes into contact with the Probe Tip wafer Z-up Wafer moves up into Overdrive position for test, scraping the pad Al and causing a Probe Mark 7 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
8 Probed Pad Reliability Concerns Electrical OverStress (EOS) or Electrostatic Discharge (ESD) receives much attention and is usually eliminated in manufacturing Probe mark interferes with bondability probe mark area too large probe mark gouge too deep (too little Al remaining) Top intermetal dielectric (top IMD) cracks beneath pad Al crack weakens films adhesion and intermetallic bond strength crack in IMD causes crack in TiN barrier allows Al, Au, Cu diffusion into the circuitry crack may propagate during use (latent defect) physical weakening of pad and bond structure crack may extend to another metal feature electrical leakage or short crack is visible to a customer who does die analysis obvious reliability issue to customer 8 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
9 2 Mils Overdrive 1 TD 2 TDs 3 TDs 4 TDs 5 TDs 6 TDs Pad #2 SLM Pads 4 Mils Overdrive 1 TD 2 TDs 3 TDs 4 TDs 5 TDs 6 TDs Pad #2 SLM Pads 9 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
10 Probe Mark Analysis by AFM & Cratering Test 8 9 pad 8 pad 9 10 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
11 Probe Mark Analysis by FIB Cross Section FIB through the probe mark center reveals gross cracking, with breakage of the top IMD and deformation of TM(-1) 11 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
12 Bond Pads and Wirebonding It is typical for 25µ Au wire or 20µm Cu wire to be bonded to each pad, and the wire connects to a lead on the package Illustrations of ball bonds on bond pad structures (from ASE, Sep2011) 12 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
13 Wirebonding A ball is formed at the end of a Au or Cu wire, then the ball is squished onto the Al pad surface and welded by ultrasonic energy Upper photos: 13 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
14 Wirebonding / Pad Reliability Concerns Bond ball poor adhesion Bond stability against corrosion and diffusion Au-Al IMC issues Resistance increase over time Loss of adhesion over time IMD cracks (critical if BOAC / CUP pad) Bending and deformation of BOAC / CUP metal circuitry ESD protection (circuitry under pad in BOAC / CUP) Bond wire adhesion to package lead Bond wire integrity against corrosion or oxidation Bond wire stiffness to combat bending during plastic molding 14 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
15 Bonded Pad Issues and Analysis Methods 1. Bond Pull Strength test (BPS) Hook the wire loop and pull up until breakage Record the breaking force and failure mode (accepted spec limits) Ball may come off the pad at a low force due to poor adhesion Ball may pull out a chunk of the pad as it pulls off (pad divot or crater) 2. Ball Shear test (BS) Shear (bulldoze) the ball off the pad Record the breaking force and failure mode (accepted spec limits) Ball may come off the pad at a low force due to poor adhesion Ball may pull out a chunk of the pad as it pulls off (pad divot or crater) Note that when the films adhesion is strong and the ball is stiff, BS test will break something in the structure interpretation of results may be difficult 3. Cratering Test Etch away the ball and pad Al, then optically inspect for damage Cracks, lifting barrier film, divots and craters, and ripple effect SEM inspection, FIB or cross section polish SEM 15 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
16 Traditional bond pad: 4-level metal example A 4-level metal pad structure within the pad window is illustrated in concept: Al metallization: TiN / Al(0.5%Cu) / TiN, W vias, SiO 2 dielectric sheets of metallization at all levels via arrays connecting the metals SiO 2 dielectric surrounding Pad Al (MT) Top Vias MT(-1) Vias MT(-2) Vias MT(-3) (Periphery of pad structure, passivation, Si devices, etc. are not shown) 16 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
17 Pad Cracking: Process Flow Wafer probe (electrical test) Wirebond Packaging Operation 1. Compressive stress from probe force 2. Lateral stress from scrub 3. Multiple touchdowns 1. Compressive stress from C/V + downforce 2. Lateral stress from ultrasonic Cracks initiate, then propagate (crack) 1. Thermal cycling 2. Stresses from packaging 1. Use conditions 2. Thermal cycling 17 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
18 Cratering Test (1) Cratering Test (removal of bond ball and pad Al, then visual inspect) Etch to dissolve or undercut the bond ball, and etch away the pad Al, but purposely leave some of the TiN barrier film if possible visually observe top SiO 2 cracking visually observe other damage: lifting barrier other loss of adhesion divots in top IMD craters 18 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
19 Wafer Probe Cratering Test Cratering test removes the pad Al and the probe mark Usually etch only the Al to leave TiN barrier easier to see the cracks (highlighted in red below) Can also overetch the TiN to reveal etch damage in the underlying metal layer Pad 1 Pad 2 Pad 3 Pad 4 Pad 5 Pad 6 Probe Mark Normal Etched Over Etched 19 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
20 Cratering Test (2) Enables comparison between standard and harsh wirebond, and various pad structures Top Vias No Top Vias Au ball bond Harsh Au ball bond 20 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
21 Cratering Test (3) optical ripple effect deformation in underlying metal interconnect (verify by FIB or XSEM) Au ball bond Harsh Au ball bond FIB cross section of traditional bonded pad test structure Al Al Top SiO 2 SiO 2 21 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
22 Cratering Test (4) Not all issues can be seen in cratering test cannot detect weakened locations may not see cracks in SiO 2 if the TiN barrier is not broken cannot detect partially cracked locations on the bottom of the SiO 2 22 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
23 Damage relating to top vias top vias participate in SiO 2 cracking, giving traditional pads with top vias the worst record for cracking lifting TiN, SiO 2 divots, and craters are much more likely with top vias cracks propagate from via to via an example of lifting barrier, relating to top vias 23 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
24 Al Deformation & SiO 2 Cracking Basic issue with traditional pad designs: Large mechanical stress into brittle SiO 2 film over ductile Al film Underlying Al deforms into local hills and valleys, which bends the SiO 2 which cracks when its tensile fracture strength is exceeded Cracks may initiate in the top of the SiO 2 above deformed Al hill Cracks may initiate in the bottom of the SiO 2 in deformed Al valley Significant stress may be applied in wafer probing Significant stress may be applied in wirebond, especially Cu Additional stress may be applied in packaging Cracks and weak regions in the SiO 2 may go undetected, but remain a reliability concern 24 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
25 Pad Stack Design Leads to Pad Cracking Pad Window (probe and bond stresses here) Al SiO 2 Al SiO 2 Al SiO 2 Al SiO 2 Si 2.) SiO 2 bends and cracks 1.) Al film deforms into hills and valleys (TiN barrier layers not shown, for simplification) 25 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
26 Pad Stack Design Leads to Pad Cracking (2) Pad Window (probe and bond stresses here) Al SiO 2 Al SiO 2 Al SiO 2 Al SiO 2 Si 2.) SiO 2 bends and cracks 1.) Al film deforms into hills and valleys (TiN barrier layers not shown, for simplification) 26 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
27 Examples of Cratering Test Results Pad crack from ball bonding Latent damage from wafer probe revealed from bonding Barrier lifting, and divot in top IMD Pad ripple from ball bonding FIB cross section of divot. Sub-layer Al ripple caused the crack 27 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
28 Needs for Al SiO 2 Bond Pad Structures Need a methodology to accomplish the following together: Bond-over-active-circuitry (BOAC), 2 7 levels of metal Maximum pad design flexibility for small die size, Interconnect circuitry in all levels below the pad metal, (& ESD protection) pad anywhere is desirable Up to 6 wafer probe touchdowns Cu wirebond to replace Au wirebond Higher reliability No bending or deformation in sub-layers No cracks No other bonding issues Often cannot use thick top metal (MT) Decreased cost 28 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
29 Engineering Tradeoffs / Issues Metal bending and deformation in interconnects is not acceptable in BOAC / CUP Pad cracks are not acceptable in BOAC / CUP Traditional pad structure cracks easily from wafer probing Traditional pad structure cracks easily from wire bonding Thin top metal increases stress to reach underlying films Cu wirebond increases stress on the pad Al High number of probe touchdowns increases pad cracks Cannot add new layers or process steps Cannot introduce new materials or layer alterations No existing methods to solve these simultaneously Need methodology for more robust pads 29 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
30 Available Methods for Al SiO 2 Pads (1) 1. reduce the mechanical stress to the bond pad Al minimize touchdowns and force at wafer probe minimize stress at wirebond but, Cu wirebond still requires more mechanical stress than Au wirebond 2. modify the top of the pad to reduce the stress reaching the underlying pad structure thicker pad Al alter the barrier film add films to the pad top but, the above add cost and complexity, and adverse engineering tradeoffs; deformation and cracking are reduced but are not necessarily prevented in Cu wirebond 30 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
31 Available Methods for Al SiO 2 Pads (2) 3. modify pad structure features for a specific purpose change the pad metal topology to improve Au wirebond adhesion modify the top via pattern in or around the pad to prevent cracks or to contain the cracks within the pad window location eliminate top vias in the pad window to reduce cracking use vias in combination with specific metal patterns to strengthen remove metal features to reduce stress to devices beneath place dummy metal features for damping of bonding stress use specific connected bus structures suitable for BOAC use certain metal patterns to reduce pad capacitance use metal features to dampen the bonding stress But, no method or combination of these methods meets the needs for freeform design of BOAC with Al-based interconnects in all metal levels beneath the pad window, especially not for achieving pad structures robust enough for the increased mechanical stress of Cu wire bonding. 31 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
32 Findings from Harsh Probing Experiments Optimize probing parameters for reduced force as required Multiple touchdowns still pose some risk for cracking Presence of a full sheet of Al metallization beneath the pad dominates cracking behavior Top vias weaken the SiO 2 Thick pad Al reduces interconnect metal deformation and SiO 2 cracking Prevent pad cracks at wafer probe by preventing bending of top SiO 2 ; i.e. prevent deformation in underlying Al film Lower metal pattern density of interconnect layers, especially MT(-1) In particular, ensure small metal width between spaces, slots, or holes in MT(-1) (Cracks tend to occur where probe force is above MT(-1) areas) (Cracks tend to occur where probe scrub path transitions from MT(-1) space to MT(-1) metal in the pattern) 32 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
33 MT(-1) experimental design examples After cratering test, cracks are visible in the TiN barrier MT(-1) patterns can be seen, after removal of pad Al and TiN barrier film Examples of metal test patterns in MT(-1) full sheet, no vias under full sheet, no top vias, but dense vias under [ref: Hunter, et al; IEEE SWTW JUN 2011] 33 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
34 Harsh Probe Data Experimental Bond Pads Fraction of cracked pads vs metal pattern density in MT(-1) 34 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
35 Harsh Probing: Pads cracked vs MT(-1) pattern 35 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
36 Findings from Harsh Bonding Experiments (1) Harsh Bonding results are very similar to harsh probing results Pad structures crack due to high bonding stress, so we optimize for low stress in manufacturing Cu bonding stress is harsh regardless Simulate the same high stress by un-optimized Au ball bond recipe Presence of a full sheet of Al metallization in pad sub-layers dominates cracking behavior Top vias weaken the SiO 2 Thick pad Al reduces sub-layer interconnect metal deformation and SiO 2 cracking 36 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
37 Pad Al Thickness Reduces Sub-layer Deformation Cratering test ripple: Au ball bond on traditional pad structure 1µm pad Al 7% pads cracked 1.5µm pad Al 4% pads cracked 3µm pad Al 0% pads cracked 37 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
38 Findings from Harsh Bonding Experiments (2) Prevent pad cracks at bonding by preventing bending of top SiO 2 ; i.e. prevent deformation in underlying Al film Lower metal pattern density of interconnect layers, especially MT(-1) Presence of MT(-1) features and vias beneath may be beneficial, unless high pattern density Reduce metal width between spaces, slots, or holes Other Bonding cracks don t tend to interact with interconnect patterns Removal of metal in all layers beneath pad is unacceptable due to potential harsh bonding strain on devices beneath and increased cracking outside pad window Traditional reliability testing is not likely to reveal cracking issues 38 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
39 Summary: Bond Pad Structure Cracking Results Harsh Probing and Harsh Au Wirebonding Traditional Weakest No top Vias Slight improvement Missing MT(-1) More improvement Slotted MT(-1) Better Waffle MT(-1) Better Missing MT(-1) and MT(-2) Very good Missing MT(-1) Slotted MT(-2) Best Missing MT(-1) waffle MT(-2) Best Missing MT(-1, -2,-3) Strongest 39 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
40 Harsh Au Wire Ball Bonding Results pads analyzed in this experiment Pad test structure examples. These pads have Top Metal removed Indicates Pad Designs with TM(-1) Missing. 40 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
41 Au(1%Pd) 1 mil Wire Bond (Non-optimized Recipe, 2000 pads) Crater Test & Ball Shear Results for Different MT(-1) Pad Structures Only traditional pads exhibited consistent cracking for AuPd ball bond. 41 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
42 Cu 1 mil Wire Bond (2000 pads) Crater Test & Ball Shear Results for Different TM(-1) Pad Structures Only traditional pads exhibited consistent cracking for Cu ball bond. 42 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
43 Au & Cu Wirebond Reliability Test Results 1mil Au wirebond, and 1mil Cu wirebond rel tested in parallel, 3 different robust pad BOAC designs, electrically test I L 1 assembly lot (300 plastic packaged parts) each 0.8um Pad Al thickness on robust pad 2 Au bonds: large IMC growth, some voiding BPS BS Cu bonds: Al remaining under bond, very little IMC, no weakening or resistance increase more reliable for high temperature applications, don t need thick pad Al 43 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
44 Design of Physically Robust Pads >>> don t let the SiO 2 bend significantly during pad stress <<< Do this by preventing Al deformation beneath the SiO 2 Prevent Al hills and valleys, prevent plastic deformation Do this by lowering the metal pattern density in the metal sub-layers beneath the pad window, predominantly in MT(-1) Limit the maximum allowed metal width (or distance) between spaces, slots or holes in the metal sub-layers beneath the pad window, with the most restriction imposed in MT(-1) Vias beneath MT(-1) and MT(-2) features are encouraged Below: Example of how robust pad design guidelines may be specified MT Very thin nominal THICK MT(-1) density MT(-1) width MT(-2) density MT(-2) width (actual values are technology-specific) 0-50% dense, very narrow 25 75% dense wide 0-75% dense narrow 15-90% dense wider 0-85% dense not as narrow 15-95% dense widest 44 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
45 Examples of Robust Pad Design Solutions 1. 3LM BOAC, Au wirebond 2. 3LM Power Device, Cu wirebond 3. 4LM standard pad for design library, Au or Cu wirebond 45 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
46 Pad Design Challenge 1 3LM BOAC 3-level Metal, older CMOS technology, Very thin top metal Die area limit requires BOAC pads Freeform interconnect circuitry in M1 and M2 Some top vias required Need ESD protection circuitry under pad Traditional bond pads historically had issues with cracks in non-optimized probing and bonding processes, partly due to the very thin top metal 46 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
47 3LM BOAC Pad Design Solution 1 M1 and below for ESD protection circuitry under pad 93% M1 pattern density, mostly due to the natural spaces M2 sparse with only about 5% pattern density Top vias connect M2 to pad Pad electrical node conduction through dense vias outside pad window Successful product qualification, including extended reliability testing followed by wire pull, ball shear, and cratering tests No cracking found in harsh probing and harsh bonding tests with Au wire Issues with Cu wirebonding due to such thin top metal 47 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
48 Pad Design Challenge 2 3LM Power Device, Cu wirebond 3-level metal power device Thick top metal Cu wire bond Pad anywhere style BOAC Product failed qualification: Certain pads were having electrical shorts Caused by cracks in the top SiO 2 Pads with large area M2 features in the pad window had the cracks 48 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
49 Pad Design Solution 2 3LM Power Device, Cu wirebond DOE with a number of variations in lower metal density Various arrays of holes in M2 and M1 Or selected slotting in M2 and M1 And various via density changes between M2 and M1 Arrays of holes in M2 were most successful at preventing cracks Don t need holes in M1, only M2 Via placement had no effect Lowered M2 pattern density to 80% on large area features Uniform lower density in the pattern is a benefit of arrayed holes Completed full reliability qualification without issues (Other products, including 2LM and 3LM, have been improved by the same method, both Au and Cu wire) 49 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
50 Pad Design Challenge 3 Reduced area pad for design library Well established CMOS technology Nominal top metal thickness At least 4-levels of metal Standard robust pad design for no MT(-1) in pad window, and full ESD protection under the pad Provide options for designers: Ability for designer to add MT(-1) interconnects for BOAC Permit use of ESD protection devices outside the pad instead 50 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
51 Pad Design Solution 3 4LM standard pad for design library No MT(-1) in pad window MT(-1) and dense top vias for pad connection are outside pad window only Option for MT(-1) interconnect Simulated by bus structures with arrays of holes (75% pattern density in bus) Vias connecting MT(-1) to MT(-2) 4um wide bus structures traverse the pad window in MT(-2) for the various electrical nodes, about 50% pattern density ESD protection circuitry under pad, including the M1 circuitry Option to replace ESD circuitry under pad and use other qualified ESD protection circuitry as desired 3 pad designs qualified together Harsh probing, followed by harsh bonding tests with multiple wire types Standard and extended reliability qualification testing, with extra wire pull, ball shear, and cratering tests following the reliability stresses 1mil Au wirebonding 1mil Cu wirebonding 51 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
52 Summary Pad design challenges include various engineering tradeoffs Prior design methods for Al SiO 2 pad structures don t provide the needed solutions Basic BOAC / CUP pad design guidelines were developed based on extensive data: Various pad test structures Harsh probing Harsh Au wirebonding, AuPd, and Cu wirebonding Extended reliability testing, with physical pad tests following Ripple effect in the cratering test is valuable in assessing pad robustness Pad Al thickness is a less important parameter on a robust pad structure Examples of improved pad design in product solutions 52 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
53 Future Work Harsh Probing experiments are continuing More test structures in more CMOS technologies Different style probe cards Harsh Bonding experiments are continuing More test structures in more CMOS technologies Reliability testing Au and Cu wirebonded parts with new pad structures Implementing improved pads and Cu wirebonding on products Finite element modeling (FEM) to investigate robust pad physical principles Seeking to refine bond pad Design Rules for BOAC / CUP 53 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
54 W stud pressing on Al over SiO2 Basic 3D model Von Mises Stress after downforce 54 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
55 3LM Bond Pad with W probe touching it. Films, top to bottom, are: 1um pad Al, 1um SiO2, 0.5um Al M2, 1um SiO2 IMD1, 0.5um Al M1, 1um SiO2 ILD, 600um Si 55 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
56 Equivalent strain for 1E-5 un probe force on 3LM bond pad. High strain points at the edge of the probe, with strain continuing down through the layers. 56 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
57 Probed Bond Pad FIB Cross Section 57 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
58 2D Surfaces Sketch (YZ & ZX symmetry) with 5um radius flat tip 58 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
59 5u radius flat probe tip 100GPa pressure (all hidden except top SiO2 and MT(-1) Al) 59 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
60 Bonding Ripple in bond pad layers 60 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
61 Al splash in Cu ball bonding 61 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
62 2D Surfaces Sketch (YZ & ZX symmetry) with 60um radius bond ball 62 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
63 Hiding everything but the top SiO2 and MT(-1) 63 Stevan Hunter Recent Development Work in IC CUP 29 Sep 2011
Wire Bonding A Closer Look
ISTFA'91: The 17th International Symposium for Testing & Failure Analysis, Los Angeles, California, USA / 11-15 November 1991 Wire Bonding A Closer Look G. E. Servais and S.D. Brandenburg Delco Electronics
More information1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.
.Introduction If the automobile had followed the same development cycle as the computer, a Rolls- Royce would today cost $00, get one million miles to the gallon and explode once a year Most of slides
More informationWinbond W2E512/W27E257 EEPROM
Construction Analysis Winbond W2E512/W27E257 EEPROM Report Number: SCA 9703-533 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:
More informationBending, Forming and Flexing Printed Circuits
Bending, Forming and Flexing Printed Circuits John Coonrod Rogers Corporation Introduction: In the printed circuit board industry there are generally two main types of circuit boards; there are rigid printed
More informationNext Generation Nickel-Based Bond Pads Enable Copper Wire Bonding
Next Generation Nickel-Based Bond Pads Enable Copper Wire Bonding Bob Chylak a, Jamin Ling a, Horst Clauberg a, and Tom Thieme b a Kulicke and Soffa Ind. Inc.,1005 Virginia Drive, Fort Washington, PA 19034,
More informationCopper Ball Bonding, An Evolving Process Technology
Copper Ball Bonding, An Evolving Process Technology Timothy W. Ellis, Ph. D, Director, Corporate R&D Phone 215-784-5121, fax 215-784-6402, email: tellis@kns.com Lee Levine, Principal Engineer Phone 215-784-6036,
More informationSolid shape molding is not desired in injection molding due to following reasons.
PLASTICS PART DESIGN and MOULDABILITY Injection molding is popular manufacturing method because of its high-speed production capability. Performance of plastics part is limited by its properties which
More informationStructural Integrity Analysis
Structural Integrity Analysis 1. STRESS CONCENTRATION Igor Kokcharov 1.1 STRESSES AND CONCENTRATORS 1.1.1 Stress An applied external force F causes inner forces in the carrying structure. Inner forces
More informationHow to Build a Printed Circuit Board. Advanced Circuits Inc 2004
How to Build a Printed Circuit Board 1 This presentation is a work in progress. As methods and processes change it will be updated accordingly. It is intended only as an introduction to the production
More informationSilicon-On-Glass MEMS. Design. Handbook
Silicon-On-Glass MEMS Design Handbook A Process Module for a Multi-User Service Program A Michigan Nanofabrication Facility process at the University of Michigan March 2007 TABLE OF CONTENTS Chapter 1...
More informationBalancing the Electrical and Mechanical Requirements of Flexible Circuits. Mark Finstad, Applications Engineering Manager, Minco
Balancing the Electrical and Mechanical Requirements of Flexible Circuits Mark Finstad, Applications Engineering Manager, Minco Table of Contents Abstract...............................................................................................
More informationFLEXIBLE CIRCUITS MANUFACTURING
IPC-DVD-37 FLEXIBLE CIRCUITS MANUFACTURING Below is a copy of the narration for DVD-37. The contents of this script were developed by a review group of industry experts and were based on the best available
More informationMuAnalysis. Printed Circuit Board Reliability and Integrity Characterization Using MAJIC. M. Simard-Normandin MuAnalysis Inc. Ottawa, ON, Canada
Printed Circuit Board Reliability and Integrity Characterization Using MAJIC M. Simard-Normandin Inc. Ottawa, ON, Canada Abstract The recent need to develop lead-free electrical and electronic products
More informationElectroless Nickel / Immersion Gold Process Technology for Improved Ductility of Flex and Rigid-Flex Applications
M44.44kk-growth Electroless Nickel / Immersion Gold Process Technology for Improved Ductility of Flex and Rigid-Flex Applications By: Kuldip Johal and Hugh Roberts - Atotech USA Inc. Sven Lamprecht and
More informationFailure Analysis (FA) Introduction
Failure Analysis (FA) Introduction (III - Reliability ) Tung-Bao Lu 1 of 23 Reliability Stress Stress Reliability Geberal Condition Temperature Humidity Electrical Others Precondition Baking/L3/Reflowing
More informationLUXEON LEDs. Circuit Design and Layout Practices to Minimize Electrical Stress. Introduction. Scope LED PORTFOLIO
LED PORTFOLIO LUXEON LEDs Circuit Design and Layout Practices to Minimize Electrical Stress Introduction LED circuits operating in the real world can be subjected to various abnormal electrical overstress
More informationPOWER GOLD FOR 175 C Tj-max
POWER GOLD FOR 175 C Tj-max James J. Wang and Bob Baird Motorola Inc. Tempe, Arizona USA James.J.Wang@motorola.com ABSTRACT Automotive is requesting engine control IC to operate in 145 C ambient. Power
More informationChapter Outline Dislocations and Strengthening Mechanisms
Chapter Outline Dislocations and Strengthening Mechanisms What is happening in material during plastic deformation? Dislocations and Plastic Deformation Motion of dislocations in response to stress Slip
More informationPrecision Miniature Load Cell. Models 8431, 8432 with Overload Protection
w Technical Product Information Precision Miniature Load Cell with Overload Protection 1. Introduction The load cells in the model 8431 and 8432 series are primarily designed for the measurement of force
More informationThe Don ts of Better Flexible Circuit Design and Manufacture By Mark Finstad Friday, 01 June 2007
The Don ts of Better Flexible Circuit Design and Manufacture By Mark Finstad Friday, 01 June 2007 Successful designs are soon forgotten but failures are remembered for years. Steering clear of these twelve
More informationSemiconductor Packaging Assembly Technology
Introduction This chapter describes the fundamentals of the processes used by National Semiconductor to assemble IC devices in electronic packages. Electronic packaging provides the interconnection from
More informationChapter Outline Dislocations and Strengthening Mechanisms
Chapter Outline Dislocations and Strengthening Mechanisms What is happening in material during plastic deformation? Dislocations and Plastic Deformation Motion of dislocations in response to stress Slip
More informationSPECIFICATIONS, LOADS, AND METHODS OF DESIGN
CHAPTER Structural Steel Design LRFD Method Third Edition SPECIFICATIONS, LOADS, AND METHODS OF DESIGN A. J. Clark School of Engineering Department of Civil and Environmental Engineering Part II Structural
More informationFailure Analysis (FA) Introduction
Failure Analysis (FA) Introduction (IC ) Tung-Bao Lu 1 of 29 Structure of conventional package gold wire leadframe chip EMC die-pad Failure Classification Physical Failure (Structure) - Popcorn - Delamination
More informationSheet Metal Stamping Dies & Processes
Training Objectives After watching the program and reviewing this printed material, the viewer will gain knowledge and understanding of the stamping process and the die systems used to form sheet metal.
More informationAnalysis of BGA Solder Joint Reliability for Selected Solder Alloy and Surface Finish Configurations
Analysis of BGA Solder Joint Reliability for Selected Solder Alloy and Surface Finish Configurations Hugh Roberts / Atotech USA Inc Sven Lamprecht and Christian Sebald / Atotech Deutschland GmbH Mark Bachman,
More informationDSM http://www.dsmmfg.com 1 (800) 886-6376
DESIGN GUIDE FOR BENT SHEET METAL This guide discusses how the bends are made, what thicknesses of sheet metal are commonly used, recommended bend radius to use when modeling the part, some practical limits
More informationTaking the Pain Out of Pb-free Reflow
Taking the Pain Out of Pb-free Reflow Paul N. Houston & Brian J. Lewis Siemens Dematic Electronics Assembly Systems (770) 797-3362 Presented at APEX 2003, Anaheim CA Daniel F. Baldwin Engent, Inc. Norcross,
More informationEtching Etch Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference between
Etching Etch Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference between 2 materials Other layers below one being etch Masking
More informationReview. Zhaga A Successful Strategy Copper Bonding Wires TRIAC Dimming - EMI Lacquer Systems for PCBs. www.led-professional.com.
www.led-professional.com ISSN 1993-890X Review The leading worldwide authority for LED & OLED lighting technology information Jan/Feb 2013 Issue 35 LpR Zhaga A Successful Strategy Copper Bonding Wires
More informationSpecification for Electroless Nickel/ Electroless Palladium/ Immersion Gold (ENEPIG) Plating for Printed Circuit Boards
Specification for Electroless Nickel/ Electroless Palladium/ Immersion Gold (ENEPIG) Plating for Printed Circuit Boards Developed by the Plating Processes Subcommittee (4-14) of the Fabrication Processes
More informationReliability of Cu Wire Bonds. Randy Schueller, Ph.D. DfR Solutions Minneapolis, MN rschueller@dfrsolutions.com
Reliability of Cu Wire Bonds Randy Schueller, Ph.D. DfR Solutions Minneapolis, MN rschueller@dfrsolutions.com Outline/Agenda Cu Wire Bonding Intro and Trends Quality Concerns Reliability Concerns Failure
More informationVertical Probe Alternative for Cantilever Pad Probing
Robert Doherty Analog Devices, Inc. Robert Rogers Wentworth Laboratories, Inc. Vertical Probe Alternative for Cantilever Pad Probing June 8-11, 8 2008 San Diego, CA USA Introduction This presentation summarizes
More informationLapping and Polishing Basics
Lapping and Polishing Basics Applications Laboratory Report 54 Lapping and Polishing 1.0: Introduction Lapping and polishing is a process by which material is precisely removed from a workpiece (or specimen)
More informationFlex Circuit Design and Manufacture.
Flex Circuit Design and Manufacture. Hawarden Industrial Park, Manor Lane, Deeside, Flintshire, CH5 3QZ Tel 01244 520510 Fax 01244 520721 Sales@merlincircuit.co.uk www.merlincircuit.co.uk Flex Circuit
More informationWJM Technologies excellence in material joining
Girish P. Kelkar, Ph.D. (562) 743-7576 girish@welding-consultant.com www.welding-consultant.com Weld Cracks An Engineer s Worst Nightmare There are a variety of physical defects such as undercut, insufficient
More informationENIG with Ductile Electroless Nickel for Flex Circuit Applications
ENIG with Ductile Electroless Nickel for Flex Circuit Applications Yukinori Oda, Tsuyoshi Maeda, Chika Kawai, Masayuki Kiso, Shigeo Hashimoto C.Uyemura & Co., Ltd. George Milad and Donald Gudeczauskas
More informationMounting Instructions for SP4 Power Modules
Mounting Instructions for SP4 Power Modules Pierre-Laurent Doumergue R&D Engineer Microsemi Power Module Products 26 rue de Campilleau 33 520 Bruges, France Introduction: This application note gives the
More informationAdvanced VLSI Design CMOS Processing Technology
Isolation of transistors, i.e., their source and drains, from other transistors is needed to reduce electrical interactions between them. For technologies
More informationWinbond W971GG6JB-25 1 Gbit DDR2 SDRAM 65 nm CMOS DRAM Process
Winbond W971GG6JB-25 1 Gbit DDR2 SDRAM 65 nm CMOS DRAM Process Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor
More informationWhite Paper. Recommendations for Installing Flash LEDs on Flex Circuits. By Shereen Lim. Abstract. What is a Flex Circuit?
Recommendations for Installing Flash LEDs on Circuits By Shereen Lim White Paper Abstract For the mobile market some PCB assemblies have been converted to flex circuit assemblies, in part because flex
More informationWafer Level Testing Challenges for Flip Chip and Wafer Level Packages
Wafer Level Testing Challenges for Flip Chip and Wafer Level Packages by Lim Kok Hwa and Andy Chee STATS ChipPAC Ltd. 5 Yishun Street 23, Singapore 768442 kokhwa.lim@statschippac.com; kenghwee.chee@statschippac.com
More informationCrimp Tooling Where Form Meets Function
Crimp Tooling Where Form Meets Function Quality, cost, and throughput are key attributes for any production process. The crimp termination process is no exception. Many variables contribute to the results.
More informationFlip Chip Package Qualification of RF-IC Packages
Flip Chip Package Qualification of RF-IC Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 mbora@psemi.com Abstract Quad Flat Pack No Leads (QFNs) are thermally enhanced plastic packages
More informationChip-on-board Technology
Hybrid Technology The trend in electronics is to continue to integrate more and more functions and numbers of components into a single, smaller assembly. Hybrid circuit technology is a key method of increasing
More informationImproved Contact Formation for Large Area Solar Cells Using the Alternative Seed Layer (ASL) Process
Improved Contact Formation for Large Area Solar Cells Using the Alternative Seed Layer (ASL) Process Lynne Michaelson, Krystal Munoz, Jonathan C. Wang, Y.A. Xi*, Tom Tyson, Anthony Gallegos Technic Inc.,
More informationli-ion Polymer Battery Specification
Customer: li-ion Polymer Battery Specification MODEL: GMB042035 Prepared By/Date Checked By/Date Approved By/Date Note:1.Kindly please sign on the above and send it back to us if the sample is approved.
More informationEffect of PWB Plating on the Microstructure and Reliability of SnAgCu Solder Joints
Effect of PWB Plating on the Microstructure and Reliability of SnAgCu Solder Joints Y. Zheng, C. Hillman, P. McCluskey CALCE Electronic Products and Systems Center A. James Clark School of Engineering
More informationElectronics and Soldering Notes
Electronics and Soldering Notes The Tools You ll Need While there are literally one hundred tools for soldering, testing, and fixing electronic circuits, you only need a few to make robot. These tools
More information, Yong-Min Kwon 1 ) , Ho-Young Son 1 ) , Jeong-Tak Moon 2 ) Byung-Wook Jeong 2 ) , Kyung-In Kang 2 )
Effect of Sb Addition in Sn-Ag-Cu Solder Balls on the Drop Test Reliability of BGA Packages with Electroless Nickel Immersion Gold (ENIG) Surface Finish Yong-Sung Park 1 ), Yong-Min Kwon 1 ), Ho-Young
More informationComprehensive Approach to Control Contact Resistance Instability and Improve First Pass Yield of Bumped Devices
Comprehensive Approach to Control Contact Resistance Instability and Improve First Pass Yield of Bumped Devices Atsushi Mine Phill Mai JEM 3000 Laurelview Court Fremont, CA 94538 Joe Foerstel Sean Chen
More informationProbe Needle Wear and Contact Resistance
Probe Needle Wear and Contact Resistance Jerry J. Broz, Ph.D. Research and Development Advanced Probing Systems, Inc. Boulder, Colorado Reynaldo M. Rincon Probe Coordinator Texas Instruments, Inc. Dallas,
More informationImplementation Of High-k/Metal Gates In High-Volume Manufacturing
White Paper Implementation Of High-k/Metal Gates In High-Volume Manufacturing INTRODUCTION There have been significant breakthroughs in IC technology in the past decade. The upper interconnect layers of
More informationBall Grid Array (BGA) Technology
Chapter E: BGA Ball Grid Array (BGA) Technology The information presented in this chapter has been collected from a number of sources describing BGA activities, both nationally at IVF and reported elsewhere
More informationCHAPTER 5. OVERVIEW OF THE MANUFACTURING PROCESS
CHAPTER 5. OVERVIEW OF THE MANUFACTURING PROCESS 5.1 INTRODUCTION The manufacturing plant considered for analysis, manufactures Printed Circuit Boards (PCB), also called Printed Wiring Boards (PWB), using
More informationSEISMIC RETROFITTING TECHNIQUE USING CARBON FIBERS FOR REINFORCED CONCRETE BUILDINGS
Fracture Mechanics of Concrete Structures Proceedings FRAMCOS-3 AEDIFICA TIO Publishers, D-79104 Freiburg, Germany SEISMIC RETROFITTING TECHNIQUE USING CARBON FIBERS FOR REINFORCED CONCRETE BUILDINGS H.
More informationSheet metal operations - Bending and related processes
Sheet metal operations - Bending and related processes R. Chandramouli Associate Dean-Research SASTRA University, Thanjavur-613 401 Table of Contents 1.Quiz-Key... Error! Bookmark not defined. 1.Bending
More informationEnd Effector Selection and Design. End Effector Types General Design Practices Specific Design Criteria Case Studies
End Effector Selection and Design End Effector Types General Design Practices Specific Design Criteria Case Studies 1 End Effector Types Mechanical Grippers Negative Pressure (vacuum) Magnetic Hooks Ladles
More informationModule 7 : I/O PADs Lecture 33 : I/O PADs
Module 7 : I/O PADs Lecture 33 : I/O PADs Objectives In this lecture you will learn the following Introduction Electrostatic Discharge Output Buffer Tri-state Output Circuit Latch-Up Prevention of Latch-Up
More informationSoldering Techniques N I A G A R A C O L L E G E T E C H N O L O G Y D E P T.
Soldering Techniques N I A G A R A C O L L E G E T E C H N O L O G Y D E P T. Soldering 101 Soldering is the process of joining two metals together to form an electrically and mechanically secure bond
More informationThermal Management for Low Cost Consumer Products
Thermal Management for Low Cost Consumer Products TI Fellow Manager: Advanced Package Modeling and Characterization Texas Instruments rvin@ti.com Outline The challenges Stacked die, Package-on-Package,
More informationSelective Soldering Defects and How to Prevent Them
Selective Soldering Defects and How to Prevent Them Gerjan Diepstraten Vitronics Soltec BV Introduction Two major issues affecting the soldering process today are the conversion to lead-free soldering
More informationT H A N K S F O R A T T E N D I N G OUR. FLEX-RIGID PCBs. Presented by: Nechan Naicker
T H A N K S F O R A T T E N D I N G OUR TECHNICAL WEBINAR SERIES FLEX-RIGID PCBs Presented by: Nechan Naicker We don t just sell PCBs. We sell sleep. Cirtech EDA is the exclusive SA representative of the
More informationLead & Magnet Wire Connection Methods Using the Tin Fusing Method Joyal A Division of AWE, Inc.
Lead & Magnet Wire Connection Methods Using the Tin Fusing Method Joyal A Division of AWE, Inc. Abstract The technology for connecting lead and magnet wires for electric motors and electro mechanical devices
More informationDesigning with High-Density BGA Packages for Altera Devices
2014.12.15 Designing with High-Density BGA Packages for Altera Devices AN-114 Subscribe As programmable logic devices (PLDs) increase in density and I/O pins, the demand for small packages and diverse
More informationAcceptability of Printed Circuit Board Assemblies
Section No.: 12I.2.3, Sheet 1 of 9 Rev Level: 16 Additional Distribution: PCB Assembly Subcontractors 1.0 Purpose 2.0 Scope Acceptability of Printed Circuit Board Assemblies 1.1 The purpose of this standard
More informationMIT 2.810 Manufacturing Processes and Systems. Homework 6 Solutions. Casting. October 15, 2015. Figure 1: Casting defects
MIT 2.810 Manufacturing Processes and Systems Casting October 15, 2015 Problem 1. Casting defects. (a) Figure 1 shows various defects and discontinuities in cast products. Review each one and offer solutions
More informationBack to Elements - Tetrahedra vs. Hexahedra
Back to Elements - Tetrahedra vs. Hexahedra Erke Wang, Thomas Nelson, Rainer Rauch CAD-FEM GmbH, Munich, Germany Abstract This paper presents some analytical results and some test results for different
More informationCOMPARISON OF STRESS BETWEEN WINKLER-BACH THEORY AND ANSYS FINITE ELEMENT METHOD FOR CRANE HOOK WITH A TRAPEZOIDAL CROSS-SECTION
COMPARISON OF STRESS BETWEEN WINKLER-BACH THEORY AND ANSYS FINITE ELEMENT METHOD FOR CRANE HOOK WITH A TRAPEZOIDAL CROSS-SECTION Yogesh Tripathi 1, U.K Joshi 2 1 Postgraduate Student, 2 Associate Professor,
More informationIntroduction. Development of the AQEC Standard
Texas Instruments Incorporated Post Office Box 84 Sherman, Texas 75090 6412 Highway 75 South Sherman, Texas 75090 (903) 868-7111 Implementation of Aerospace Qualified Electronic Component Requirements
More informationTHE IMPACT OF YIELD STRENGTH OF THE INTERCONNECTOR ON THE INTERNAL STRESS OF THE SOLAR CELL WITHIN A MODULE
5th World Conference on Photovoltaic Energy Conversion, 6-1 September 21, Valencia, Spain THE IMPACT OF YIELD STRENGTH OF THE INTERCONNECTOR ON THE INTERNAL STRESS OF THE SOLAR CELL WITHIN A MODULE Y.
More informationManufacturing Tooling Cutting Tool Design. Elements of Machining. Chip Formation. Nageswara Rao Posinasetti
Manufacturing Tooling Cutting Tool Design Nageswara Rao Posinasetti Elements of Machining Cutting tool Tool holding Guiding device Work piece Machine tool January 29, 2008 Nageswara Rao Posinasetti 2 Chip
More informationMiniaturizing Flexible Circuits for use in Medical Electronics. Nate Kreutter 3M
Miniaturizing Flexible Circuits for use in Medical Electronics Nate Kreutter 3M Drivers for Medical Miniaturization Market Drivers for Increased use of Medical Electronics Aging Population Early Detection
More informationAssembly of LPCC Packages AN-0001
Assembly of LPCC Packages AN-0001 Surface Mount Assembly and Handling of ANADIGICS LPCC Packages 1.0 Overview ANADIGICS power amplifiers are typically packaged in a Leadless Plastic Chip Carrier (LPCC)
More informationChapter 1 Introduction to The Semiconductor Industry 2005 VLSI TECH. 1
Chapter 1 Introduction to The Semiconductor Industry 1 The Semiconductor Industry INFRASTRUCTURE Industry Standards (SIA, SEMI, NIST, etc.) Production Tools Utilities Materials & Chemicals Metrology Tools
More informationDamage-free, All-dry Via Etch Resist and Residue Removal Processes
Damage-free, All-dry Via Etch Resist and Residue Removal Processes Nirmal Chaudhary Siemens Components East Fishkill, 1580 Route 52, Bldg. 630-1, Hopewell Junction, NY 12533 Tel: (914)892-9053, Fax: (914)892-9068
More informationFEM analysis of the forming process of automotive suspension springs
FEM analysis of the forming process of automotive suspension springs Berti G. and Monti M. University of Padua, DTG, Stradella San Nicola 3, I-36100 Vicenza (Italy) guido.berti@unipd.it, manuel.monti@unipd.it.
More informationLecture 030 DSM CMOS Technology (3/24/10) Page 030-1
Lecture 030 DSM CMOS Technology (3/24/10) Page 030-1 LECTURE 030 - DEEP SUBMICRON (DSM) CMOS TECHNOLOGY LECTURE ORGANIZATION Outline Characteristics of a deep submicron CMOS technology Typical deep submicron
More informationThermal Modeling Methodology for Fast and Accurate System-Level Analysis: Application to a Memory-on-Logic 3D Circuit
Thermal Modeling Methodology for Fast and Accurate System-Level Analysis: Application to a Memory-on-Logic 3D Circuit Cristiano Santos 1,2, Pascal Vivet 1, Philippe Garrault 3, Nicolas Peltier 3, Sylvian
More informationDry Film Photoresist & Material Solutions for 3D/TSV
Dry Film Photoresist & Material Solutions for 3D/TSV Agenda Digital Consumer Market Trends Components and Devices 3D Integration Approaches Examples of TSV Applications Image Sensor and Memory Via Last
More informationSolutions without Boundaries. PCB Surface Finishes. Todd Henninger, C.I.D. Sr. Field Applications Engineer Midwest Region
Solutions without Boundaries PCB Surface Finishes Todd Henninger, C.I.D. Sr. Field Applications Engineer Midwest Region 1 Notice Notification of Proprietary Information: This document contains proprietary
More informationIHSS-N1 WELDED HONEYCOMB CORE SPECIFICATION. Generated: Sergiy Papyshev Engineering. Approved: Don Prysi Manufacturing. Approved: Merzuk Ramic Quality
IHSS-N1 WELDED HONEYCOMB CORE SPECIFICATION Generated: Sergiy Papyshev Engineering Approved: Don Prysi Manufacturing Approved: Merzuk Ramic Quality Approved: Steven Barnett Administrative DATE DATE DATE
More informationCypress Semiconductor Technology Qualification Report
Cypress Semiconductor Technology Qualification Report QT# 012415 VERSION 1.2 November, 2002 TSMC 0.15um Technology, Fab TSMC CY7C1371B/CY7C1373B CY7C1381B/CY7C1383B CY7C1381BV25/CY7C1383BV25 CY7C1371BV25/CY7C1373BV25
More informationGaN IC Die Handling, Assembly and Testing Techniques
GaN IC Die Handling, Assembly and Testing Techniques Page 1 of 9 1. Scope This document describes the storage and handling requirements for GaN IC chips. It also describes recommended assembly and testing
More informationFor the modifications listed below, the Qualification Approval tests in IEC 61215 and IEC 61646, shall be used as a guideline by the assessor:
Product or Process Modifications Requiring Limited CBTL Retesting to Maintain Certification This document sets forth a uniform approach to maintain the certification of products that have, or will, undergo
More informationSolution for Homework #1
Solution for Homework #1 Chapter 2: Multiple Choice Questions (2.5, 2.6, 2.8, 2.11) 2.5 Which of the following bond types are classified as primary bonds (more than one)? (a) covalent bonding, (b) hydrogen
More informationOur Embedded Dream of the Invisible Future
Our Embedded Dream of the Invisible Future Since the invention of semiconductor chips, the evolution of mankind s culture, society and lifestyle has accelerated at a pace never before experienced. Information
More informationPerformance of Carbon-PTFE Electrodes and PTFE Separators in Electrochemical Double Layer Capacitors (EDLCs)
Performance of Carbon-PTFE Electrodes and PTFE Separators in Electrochemical Double Layer Capacitors (EDLCs) David Zuckerbrod, Robert Sassa, Marianne Szabo, Meagan Mizenko Abstract: W. L. Gore & Associates
More informationUnit 6: EXTRUSION. Difficult to form metals like stainless steels, nickel based alloys and high temperature metals can also be extruded.
1 Unit 6: EXTRUSION Introduction: Extrusion is a metal working process in which cross section of metal is reduced by forcing the metal through a die orifice under high pressure. It is used to produce cylindrical
More informationExperimental and Numerical Simulation Study of Pre-deformed Heavy Copper Wire Wedge Bonds
Published in: Proceedings of IMAPS 14, the 47th International Symposium on Microelectronics, San Diego (CA), USA, October 14 Experimental and Numerical Simulation Study of Pre-deformed Heavy Copper Wire
More informationINTERIM ADVICE NOTE 96 /07 Revision 1 GUIDANCE ON IMPLEMENTING RESULTS OF RESEARCH ON BRIDGE DECK WATERPROOFING
Interim Advice Note 96/07 INTERIM ADVICE NOTE 96 /07 Revision 1 GUIDANCE ON IMPLEMENTING RESULTS OF RESEARCH ON BRIDGE DECK WATERPROOFING Summary This interim advice note provides guidance on improving
More informationAMPSEAL* Automotive Plug Connector and Header Assembly
AMPSEAL* Automotive Plug Connector and Header Assembly Application Specification 24 SEP 97 Rev E All dimensions are given in millimeters unless otherwise specified. All dimensional tolerances are +0.2
More informationConnectivity in a Wireless World. Cables Connectors 2014. A Special Supplement to
Connectivity in a Wireless World Cables Connectors 204 A Special Supplement to Signal Launch Methods for RF/Microwave PCBs John Coonrod Rogers Corp., Chandler, AZ COAX CABLE MICROSTRIP TRANSMISSION LINE
More informationPower Dissipation Considerations in High Precision Vishay Sfernice Thin Film Chips Resistors and Arrays (P, PRA etc.) (High Temperature Applications)
VISHAY SFERNICE Resistive Products Application Note ABSTRACT On our thin film chips resistors and arrays the main path for the heat, more than 90 %, is conduction through the body of the component, the
More informationPRINTED CIRCUIT BOARD SURFACE FINISHES - ADVANTAGES AND DISADVANTAGES
PRINTED CIRCUIT BOARD SURFACE FINISHES - ADVANTAGES AND DISADVANTAGES By Al Wright, PCB Field Applications Engineer Epec Engineered Technologies Anyone involved within the printed circuit board (PCB) industry
More informationCIRCUITS AND SYSTEMS- Assembly and Printed Circuit Board (PCB) Package Mohammad S. Sharawi ASSEMBLY AND PRINTED CIRCUIT BOARD (PCB) PACKAGE
ASSEMBLY AND PRINTED CIRCUIT BOARD (PCB) PACKAGE Mohammad S. Sharawi Electrical Engineering Department, King Fahd University of Petroleum and Minerals Dhahran, 31261 Saudi Arabia Keywords: Printed Circuit
More informationMicron MT29F2G08AAB 2 Gbit NAND Flash Memory Structural Analysis
August 17, 2006 Micron MT29F2G08AAB 2 Gbit NAND Flash Memory Structural Analysis For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor
More informationHow To Calculate Thermal Resistance On A Pb (Plastipo)
VISHAY BEYSCHLAG Resistive Products 1. INTRODUCTION Thermal management is becoming more important as the density of electronic components in modern printed circuit boards (PCBs), as well as the applied
More informationCustomer Service Note Lead Frame Package User Guidelines
Customer Service Note Lead Frame Package User Guidelines CSN30: Lead Frame Package User Guidelines Introduction Introduction When size constraints allow, the larger-pitched lead-frame-based package design
More information