Compliant Probe Substrates for Testing High Pin-Count Chip Scale Packages
|
|
- Chad Stone
- 7 years ago
- Views:
Transcription
1 Compliant Probe Substrates for Testing High Pin-Count Chip Scale Packages Hiren D. Thacker, Muhannad S. Bakir, David C. Keezer, Kevin P. Martin, and James D. Meindl School of Electrical and Computer Engineering Microelectronics Research Center, Georgia Institute of Technology 791 Atlantic Drive NW, Atlanta, Georgia Phone: (404) , Fax: (404) , Abstract The ultra high I/O density Sea of Leads (SoL) chip-scale package [1] has the potential to revolutionize testability of a gigascale system-on-a-chip (SoC). With this wafer-level packaging technology, testing and burn-in can be migrated to the wafer-level. The parallel nature of wafer-level testing and burn-in - facilitated by SoL - can drive down the cost [2] of obtaining a packaged known good die. The extremely high I/O density of the SoL package typically 12,000 I/O / cm 2, provides access to internal nodes on a chip. Greater node access enables partitioning of the device-under-test (DUT) into smaller units while maintaining the ability to control and observe them. In turn, smaller units for testing equates to reduced test vector sets and shorter test times a much sought after objective. A compliant probe technology has been developed to contact the SoL package. It provides a highdensity, low-parasitic, and reliable interface between the package and automated test equipment (ATE) during testing. The compliant probes when used jointly with SoL offer a novel approach to efficiently testing a future SoC. I. Introduction Lowering the cost of manufacturing a known good die is the key driver for developing new and improved methods for testing semiconductor devices. Conventional tail-end-of-line processing calls for the individual packaging, test, and burn-in of singulated dice. This process can be very time consuming, redundant, and hence very expensive. Extending the use of wafer-level processing to the tail-end-of-line has the potential to reduce not only cost but also time to market. Figure 1 illustrates a tail-end-of-line process flow where packaging, burn-in and test are performed at the wafer-level. When the wafer is finally diced, the result is a packaged known good die. End of Back End Ready for Board Attach WAFER- LEVEL PACKAGE Ball Inspection WAFER BURN-IN Dice Known Good Package Full TEST Mark and Mark Cure Figure 1: Flow of tail-end-of-line using wafer-level batch processing. The two main components required to successfully transfer wafer-level processing to tail-end-of-line are a wafer-level package and compatible parallel burn-in and test methods. A novel high-density compliant probe technology is presented in this paper. The probes can be batch fabricated and used in various probe card configurations to provide a reliable and high-speed interface between high pin-count packages on the one side and the ATE on the other. All probe card samples shown here were designed and fabricated to simultaneously contact multiple die sites on a SoL wafer-level package having 10 3 I/O / cm 2. A brief background of the SoL technology is provided in Section II. Section III discusses how SoL enhances testability. The requirements for a probe substrate compatible with high pin-count packages are discussed in Section IV. The fabrication process of the compliant probes along with experimental results is illustrated in Section V. The application space of the compliant probes is not restricted to particular probe cards for contacting only wafer-level packages. With slight design modifications, they can be utilized in different scenarios to interface various devicesunder-test. Some interesting configurations for contacting single and multiple packages (including wafer-level packages) are presented in Section VI. Conclusions, acknowledgments, and references follow in subsequent sections. II. Ultra High I/O Density Package: Sea of Leads (SoL) SoL (Figure 2) is an ultra high input/output (I/O) compliant wafer-level package. The current generation of the SoL package consists of >10 4 x-y-z compliant leads per cm 2 and shows promise of meeting high current (>350 A) and high I/O bandwidth requirements as far ahead as the 35nm technology node [1]. SoL package fabrication immediately follows after the conclusion of back-end-of-line processing. The high-i/o density package is fabricated using three monolithic masking steps. The lead (I/O) density is maximized by designing various lead lengths as a function of the necessary in-plane compliance, which increases linearly from the center. The orientation of the leads is also designed to match the local directions of expansion of the silicon substrate. Two different lead lengths (53µm leads on a 80 x 80 µm square lattice and 106 µm leads on a 80 x 160 µm rectangular lattice) totaling 12,000 leads per cm 2 are distributed across each 1-cm 2 die [1]. The large number of available I/O, and the wafer-level nature of the SoL package provide a unique opportunity to make wafer-level test and burn-in a reality.
2 package I/O s during the test. The requirements of such a probe substrate can be divided into three levels: (i) at the contact level, (ii) at the substrate level, and (iii) at the system level (Table I). Figure 2: SEM image of one quadrant (~3,000 leads) in the fabricated SoL 12k leads per cm 2 package [1]. III. SoL Enhances Testability Two key aspects of testing an integrated circuit are controllability and observability [3].Oneneedstobeableto control what (test) signals are entering the system and to observe the response to those stimuli. Today, only a small number of the I/O s on a package are devoted to testing. Test vectors are generated from complex algorithms and are applied using test application methods, such as Boundary Scan and Built-in-Self-Test [2,3]. Test designers have to ensure not only that the targeted faults have been activated but also that the effects of those faults are propagated to at least one of the few observable outputs. The use of SoL as a packaging technology will allow designers to devote a large number of I/O s to testing, perhaps even more in number than the total I/O s on some of today s packages. The high I/O density of the SoL package allows for physical partitioning of a SoC into individual cores. Each core can then be pseudoexhaustively tested, individually or in parallel. Breaking up the DUT into smaller units will reduce the volume of generated test patterns, while still maintaining high test fault coverage. SoL enables the opportunity to perform massively parallel test and burn-in. As the dice are still in wafer form after packaging, it becomes possible to test multiple packaged dice at once. With multi-die site testing, the test time per wafer is reduced as the mechanical stepping probe head now requires fewer steps to cover an entire wafer. Shorter test time per wafer translates to reduced test costs. Multi-die site testing is the first step towards wafer-level test and burn-in. However, the benefits this high-density, high-bandwidth, and low-parasitic wafer-level package provides for testing can only be truly realized with use of a compatible probe substrate to interface the DUT with external test equipment. The requirements of such a probe substrate are discussed next. IV. Requirements for a High-Density Probe Substrate Ultra-high density packages like SoL can enhance the testability of SoCs by laying the basis for a divide-andconquer [2] approach, but there needs to be a way to probe the (i) At the Contact Level: a. Sufficient contact force: When trying to contact a large number of package I/O s at once, the contact force exerted by the probes should be just enough to make good electrical contact, while causing little or no damage to the probed solder bumps or metal pads on the DUT. b. Low contact resistance: When two dissimilar materials are brought in contact with each other, their interaction causes an increase in the resistance. To minimize signal degradation, it is important that the design of the probes and the materials selected are such as to have the lowest contact resistance possible. c. Re-usability: In order to minimize production-testing costs, it is mandatory that the selected probe technology be able to repeatedly make reliable contact with thousands of devices-under-test before replacement of the probe substrate becomes necessary. d. High density: As discussed in the previous section, high-density packages like SoL provide access to previously unreachable nodes on the chip. A compatible probe technology will need to keep pace with higher I/O densities, and smaller I/O pitches to be able to control and observe signals during testing. In the case of SoL, I/O pitch is in the µm range. e. Vertical compliance: Transverse compliance is a must to account for the non-planarity of the DUT and/or the probe substrate when they are brought into contact with each other. This compliance can either be built into the package or into the probe substrate or both. Spring-loaded probes have traditionally served this purpose well, but with shrinking I/O pitches, a new approach is warranted. (ii) At the Substrate Level: a. High-density interconnects for signal redistribution: The probe substrate can be likened to a printed wiring board (PWB). Hence, high-density interconnects are needed to supply power, ground, control signals, and test vectors from the ATE to the DUT. b. Pin-count reduction: ATE costs scale linearly with signal count and so it is not expected that the ATE pin count will keep up with increasing package I/O count. Therefore, during test, the probe substrate ought to serve as an interface adapter between the high I/O DUT on one side and ATE of much lower I/O count on the other. The mismatch calls for some pin-count reduction techniques to be implemented in the probe substrate. These techniques could include the use of common power and ground planes, and combination of other common signals within the probe substrate. c. Matched coefficient of thermal expansion (CTE) between the substrate and the DUT: Testing multiple dice at once, or using the probe substrates for test-
3 during-burn-in (at elevated temperatures) can cause the probe substrate and the DUT to heat up and expand at different rates. This could potentially cause a break in the electrical contact between a package I/O and its respective probe. To overcome this, either the probe substrate needs to be made of a material with a CTE close to that of the DUT substrate or some lateral compliance needs to be built into the probe or the package I/O. (iii) At the System Level a. Multi-die site contact: Testing devices in parallel can greatly reduce device production costs. A wafer-level package like SoL enables parallel testing of multiple dice as the devices are still in the wafer form after packaging. Hence, the probe substrate should be able to contact multiple dice at once. The ideal situation would be when each and every die on the wafer can be tested in parallel a full wafer-level test. b. Efficient thermal management: While it would be costefficient to test as many devices in parallel as possible, there needs to be a way to effectively remove the heat generated by powering-on multiple dice on a wafer. Thermal management is an important facet of any system that hopes to achieve multi-die site or waferlevel testing. Table I: A comprehensive list of requirements for high-density probe substrates. Contact Level Substrate level System level Sufficient Contact Force Low Contact Resistance Re-usability High Density Vertical Compliance High-density Interconnect for signal redistribution Fan-out and Pincount reduction Matched CTE between probe substrate and DUT Efficient Thermal Management Multi-die site contact WAFER- LEVEL V. Compliant Probes: Design and Fabrication The requirements of the probe substrate at the contact level are perhaps the most important. A novel contact probe structure has been conceived, designed, and fabricated to fulfill these requirements. The design of the compliant probes is a modification of the leads from the compliant wafer-level package [4]. They are designed to provide compliance in the x, y, and z direction. An SEM image of a single compliant probe is shown in Figure 3. The structure consists of an S - shaped lead connected to the substrate through a via on one end and terminated by a circle at the other. On top of the circle lie four prism-shaped contacts where the target solder bump would sit. The S - shaped lead rests on a compliant polymer and has been shown to provide compliance along all three axes [4]. Figure 3: SEM image of a single compliant probe consisting of an S -shaped lead, and four prism-shaped metal probe tips. Thousands of probes like this one can be fabricated simultaneously on the probe substrate. The vertical compliance can be further increased by fabricating embedded air gaps under the leads [1]. The amount of compliance is then dependant on the geometry of the air gaps. In one particular case, as much as 35µm of displacement has been reported for a 15mN applied force [1]. Compliance along the x-y axes compensates for any CTE mismatch between the probe substrate and the DUT. Compliance along the z-axis ensures that a stable lowresistance contact can be achieved between the probes and the bumps on the package. When a compliant package, such as SoL, is to be contacted, the probes provide further flexibility for better contact. On the other hand, the probes provide all the requisite compliance while contacting a non-compliant package. The four prism-shaped contacts are designed to make pressure contact around the edges of the target solder bump (Figure 4). This prevents damage to the top side of the solder bump, which is the final point of attachment to the PWB. The distance between the probe contacts and their height can be varied to contact solder bumps of different sizes. The probe shown in Figure 3 was specifically designed to contact a solder bump 50 µmtallandwide. The fabrication process of the compliant probes is based on that of the compliant wafer-level package [4]. A schematic of the process flow is shown in Figure 5. The fabrication assumes that the probe card has metal pads to which the probes are to be connnected (Figure 5 (a)). The first step in the process is to spin coat a compliant interposer on the substrate (Figure 5(b)). BFGoodrich s Avatrel 2000P photodefinable polymer, which has a low tensile modulus of 0.5 Gpa and a CTE of 50 ppm, was used. The Avatrel 2000P is a polynorbornene type polymer. It has a low electrical dielectric constant of 2.6 which causes minimal signal degradation due to minimal parasitic capacitance. After curing the polymer, a thin layer of aluminum (Al) is sputtered to serve as an etch mask. The via pattern is defined using the first masking step, and etched using a reactive ion etcher (Figure 5(c)). This exposes the metal pads beneath the
4 polymer. The Al etch mask is then removed, and a layer of titanium/gold/titanium (Ti/Au/Ti) is deposited. The Ti/Au/Ti layer is the seed layer for electroplating of the S -shaped leads. The bottom Ti layer provides strong adhesion between the Au lead and the polymer beneath. A layer of negative photoresist about µm thick is deposited on the seed layer, and the in-plane x-y-z compliant leads are monolithically patterned in the photoresist across the substrate. Hence, all the leads on the probe substrate can be fabricated in one single step whether they are to contact one single die, multiple die sites, or an entire wafer. The top Ti layer is etched away to reveal the Au seed layer. Au leads are then electroplated on the exposed seed layer to a thickness of about 10 µm (Figure 5(d)). Once electroplating is complete, the photoresist and the seed layer are removed. A new seed layer of Ti/Au/Ti is deposited on the substrate followed by a layer of negative photoresist about 15 µm thick. The thickness of the photoresist can be varied depending upon the required probe contact height. A third and final masking step is used to define the small prism-shaped bumps on the edge of each probe lead (Figure 5(e)). Once again, all of these contacts are fabricated in a batch process. The top Ti layer is etched away, and a similar electroplating process is used to form the probe contacts. Au is very conductive and does not oxidize, which makes it a good choice for the contact tips. However, a harder metal with comparable conductivity will be able to withstand a larger number of probe touchdowns. Nickel and copper are being investigated as suitable alternatives. After plating to the required thickness, the photoresist and the seed layer are removed to leave behind the complete array of compliant probes. Figures 6 and 7 show SEM images of compliant probes fabricated in an area array configuration. Solder Bump Metal pads Polynorbornene vias Plated gold contacts (a) (b) (c) (d) (e) Plated gold leads Figure 5: Fabrication process of compliant probes. (a) Probe substrate with metal pads. (b) Spin on compliant polymer. (c) Mask #1: Etch vias to expose the metal pads underneath. (d) Mask #2: Electroplate compliant leads onto exposed seed layer. (e) Mask #3: Electroplate probe contacts on tips of exposed compliant probes. Metal Probe Tips Figure 4: Schematic showing prism-shaped probe tips making contact with a solder bump. The tips are designed to contact the target solder bump at four locations. The separation between the probe tips and their heights can be adjusted depending on the size of the solder bump to be probed. Figure 6: SEM image of an area array of compliant probe tips. Each of these would interface with solder bumps on the package laid out in a similar area array configuration.
5 Figure 7: An up-close SEM image of four prism-shaped metal contacts which make up a single compliant probe tip. VI. Probe Card Configurations The compliant probes and modifications thereof can be easily adapted for use in different probe card configurations. The schematic of a simple probe substrate, designed to meet the requirements discussed in Section IV, is shown in Figure 8. The substrate consists of a multi-layer structure where highdensity interconnects are used for signal redistribution. Signals from one side of the substrate to the other are propagated along an array of through-substrate vias. The multi-layer substrate also adjusts for the pin-count mismatch between the number of probes contacting the package and the smaller number of pins on the tester being used. It does this by combining power, ground, and common control signals. Multi-layered probe substrate Interface with ATE Compliant Probes Figure 8: Schematic of proposed multi-layer compliant probe substrate. Unfortunately, the reduction factor achieved by simple signal recombination and the use of power/ground planes is quite modest. Such strategies might reduce the number of ATE connections to perhaps one half that on the wafer surface. In some cases, this is still a very large number of contacts, given that each die site could have hundreds or even thousands of connections on its surface. Ideally, simultaneous connection to all die sites would be desired to permit parallel testing. Connecting hundreds of thousands of signals to an ATE is well beyond what is feasible today. Furthermore, even if this practical problem could be solved, the cost of such an ATE would be prohibitive. A typical ATE today costs on the order of several thousand dollars per channel. It is required that the number of signals between the ATE and probe substrate be significantly reduced. The use of built-in self test (BIST) and the compliant probe substrate could achieve such signal count reduction. If all chips are designed to be completely self-testable, then only a simple (usually serial) communications bus is necessary to allow the external test equipment to initiate the self test and to capture the final result (pass/fail response or more detailed diagnostic data). One bus for such purposes is defined by the IEEE standard (sometimes called boundary scan ). The standard requires just four signals, TMS (Test Mode Select), TCK (Test Clock), TDI (Test Data Input), and TDO (Test Data Output). These four signals define an interface to what is known as the Test Access Port (TAP). A logic controller and some dedicated registers are also needed to handle the standard instructions and data communications. The device inputs and outputs are enhanced to permit the substitution of I/O data with data bits received through the TAP during testing hence the term boundary scan. Optional features of the standard permit control of the BIST structures within the chip. In principle, using the 4-wire test port standard together with complete BIST, each chip on the wafer would only require four I/O signals, power connections, and perhaps higher-speed clocks for at-speed testing. This would reduce the total number of connections to the ATE to the order of several hundred, which is easily accomplished with present technology. However, there are many cases where complete BIST is not implemented within the chip design. More often, partial BIST is implemented and the number of ATE signals needed for thorough testing remains high. In these cases, a local test support processor (TSP) [5,6,7] could be mounted to the compliant probe substrate as illustrated in Figure 9. The TSP provides local generation of test stimuli and capture/analysis of chip output responses. It is a customized IC or module, designed specifically to support testing a particular device type. In effect, the TSP provides some of the BIST logic off the chip while keeping it in close proximity to the device I/O structures. This creates a tight testing environment, and may even represent a more accurate emulation of the system environment that such high-density chips are likely to encounter. Resistive and/or capacitive loads can also be incorporated into the TSP for such purposes. In this way, atspeed functional test of high-performance ICs can be conducted at the wafer-level. Arrays of TSPs as illustrated in Figure 9 would provide for parallel functional test. Figure 9: Use of Test Support Processors for parallel at-speed functional testing. Multiple TSPs are mounted on a compliant probe substrate for multi-die site testing.
6 VII. Conclusions The use of SoL not only extends wafer-level batch processing to the tail-end-of-line phase of the manufacturing cycle but also enhances the testability of a future SoC by allowing increased access to previously unreachable nodes on the die. The fabrication of compliant wafer-level package leads has been engineered for use as high-density compliant probes. Probe substrates fitted with these high-density, batch fabricated compliant probes facilitate massively parallel test and are a first step towards achieving full wafer contact and test capabilities. VIII. Acknowledgments This work was sponsored by the Interconnect Focus Center (IFC) and funded in part by MARCO under contract B-12- M00 and DARPA under grant B-12-D00. IX. References 1. Bakir, M. S. et al, Sea of Leads Ultra-High-Density Compliant Wafer-Level Packaging Technology, Proc 52 nd Electronics and Components Technology Conference, May The International Technology Roadmap for Semiconductors, SIA, 2001 version. 3. Bushnell, M. L. et al, Essentials of Electronic Testing for Digital, Memory & Mixed-Signal VLSI Circuits, Kluwer Academic Publishers (Boston, 2000). 4. Patel, C. S., Compliant Wafer-Level Package (CWLP), Ph.D. Dissertation, Georgia Institute of Technology, May Keezer, D. C. et al, Electrical Test Strategies for a Wafer- Level Batch Packaging Technology, Proc 51 st Electronics and Components Technology Conference, pp , May Keezer, D.C., et al, Test Support Processors for Enhanced Testability of High Performance Circuits, Proc. Intl. Test Conf., pp , Oct Zhou, Q., Test Support Processors for Enhanced Testability of High Performance Circuits, Ph.D. Dissertation, Georgia Institute of Technology, May 2001.
1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.
.Introduction If the automobile had followed the same development cycle as the computer, a Rolls- Royce would today cost $00, get one million miles to the gallon and explode once a year Most of slides
More informationNon-Contact Test Access for Surface Mount Technology IEEE 1149.1-1990
Non-Contact Test Access for Surface Mount Technology IEEE 1149.1-1990 ABSTRACT Mechanical and chemical process challenges initially limited acceptance of surface mount technology (SMT). As those challenges
More informationMiniaturizing Flexible Circuits for use in Medical Electronics. Nate Kreutter 3M
Miniaturizing Flexible Circuits for use in Medical Electronics Nate Kreutter 3M Drivers for Medical Miniaturization Market Drivers for Increased use of Medical Electronics Aging Population Early Detection
More informationEmbedding components within PCB substrates
Embedding components within PCB substrates Max Clemons, Altium - March 19, 2014 Continued pressure for electronic devices that provide greater functionality in ever-smaller formfactors is not only providing
More informationWafer Level Testing Challenges for Flip Chip and Wafer Level Packages
Wafer Level Testing Challenges for Flip Chip and Wafer Level Packages by Lim Kok Hwa and Andy Chee STATS ChipPAC Ltd. 5 Yishun Street 23, Singapore 768442 kokhwa.lim@statschippac.com; kenghwee.chee@statschippac.com
More informationDual Integration - Verschmelzung von Wafer und Panel Level Technologien
ERÖFFNUNG DES INNOVATIONSZENTRUMS ADAPTSYS Dual Integration - Verschmelzung von Wafer und Panel Level Technologien Dr. Michael Töpper BDT Introduction Introduction Why do we need such large machines to
More informationSilicon-On-Glass MEMS. Design. Handbook
Silicon-On-Glass MEMS Design Handbook A Process Module for a Multi-User Service Program A Michigan Nanofabrication Facility process at the University of Michigan March 2007 TABLE OF CONTENTS Chapter 1...
More informationVLSI Design Verification and Testing
VLSI Design Verification and Testing Instructor Chintan Patel (Contact using email: cpatel2@cs.umbc.edu). Text Michael L. Bushnell and Vishwani D. Agrawal, Essentials of Electronic Testing, for Digital,
More informationDirectFET TM - A Proprietary New Source Mounted Power Package for Board Mounted Power
TM - A Proprietary New Source Mounted Power Package for Board Mounted Power by Andrew Sawle, Martin Standing, Tim Sammon & Arthur Woodworth nternational Rectifier, Oxted, Surrey. England Abstract This
More informationCore Power Delivery Network Analysis of Core and Coreless Substrates in a Multilayer Organic Buildup Package
Core Power Delivery Network Analysis of Core and Coreless Substrates in a Multilayer Organic Buildup Package Ozgur Misman, Mike DeVita, Nozad Karim, Amkor Technology, AZ, USA 1900 S. Price Rd, Chandler,
More informationChip-on-board Technology
Hybrid Technology The trend in electronics is to continue to integrate more and more functions and numbers of components into a single, smaller assembly. Hybrid circuit technology is a key method of increasing
More informationApplication Note: PCB Design By: Wei-Lung Ho
Application Note: PCB Design By: Wei-Lung Ho Introduction: A printed circuit board (PCB) electrically connects circuit components by routing conductive traces to conductive pads designed for specific components
More informationDry Film Photoresist & Material Solutions for 3D/TSV
Dry Film Photoresist & Material Solutions for 3D/TSV Agenda Digital Consumer Market Trends Components and Devices 3D Integration Approaches Examples of TSV Applications Image Sensor and Memory Via Last
More informationTesting of Digital System-on- Chip (SoC)
Testing of Digital System-on- Chip (SoC) 1 Outline of the Talk Introduction to system-on-chip (SoC) design Approaches to SoC design SoC test requirements and challenges Core test wrapper P1500 core test
More informationIntroduction to VLSI Fabrication Technologies. Emanuele Baravelli
Introduction to VLSI Fabrication Technologies Emanuele Baravelli 27/09/2005 Organization Materials Used in VLSI Fabrication VLSI Fabrication Technologies Overview of Fabrication Methods Device simulation
More informationUltra Reliable Embedded Computing
A VersaLogic Focus on Reliability White Paper Ultra Reliable Embedded Computing The Clash between IPC Class 3 Requirements and Shrinking Geometries Contents Introduction...1 Case in Point: IPC Class 3
More informationVertical Probe Alternative for Cantilever Pad Probing
Robert Doherty Analog Devices, Inc. Robert Rogers Wentworth Laboratories, Inc. Vertical Probe Alternative for Cantilever Pad Probing June 8-11, 8 2008 San Diego, CA USA Introduction This presentation summarizes
More informationOur Embedded Dream of the Invisible Future
Our Embedded Dream of the Invisible Future Since the invention of semiconductor chips, the evolution of mankind s culture, society and lifestyle has accelerated at a pace never before experienced. Information
More informationMetallized Particle Interconnect A simple solution for high-speed, high-bandwidth applications
Metallized Particle Interconnect A simple solution for high-speed, high-bandwidth applications The MPI Material Advantage Advantages: High-Density - Scalable Pitches down to 0,8 mm pitch possible - Scalable
More informationThe Boundary Scan Test (BST) technology
The Boundary Scan Test () technology J. M. Martins Ferreira FEUP / DEEC - Rua Dr. Roberto Frias 42-537 Porto - PORTUGAL Tel. 35 225 8 748 / Fax: 35 225 8 443 (jmf@fe.up.pt / http://www.fe.up.pt/~jmf) Objectives
More informationCIRCUITS AND SYSTEMS- Assembly and Printed Circuit Board (PCB) Package Mohammad S. Sharawi ASSEMBLY AND PRINTED CIRCUIT BOARD (PCB) PACKAGE
ASSEMBLY AND PRINTED CIRCUIT BOARD (PCB) PACKAGE Mohammad S. Sharawi Electrical Engineering Department, King Fahd University of Petroleum and Minerals Dhahran, 31261 Saudi Arabia Keywords: Printed Circuit
More informationJTAG Applications. Product Life-Cycle Support. Software Debug. Integration & Test. Figure 1. Product Life Cycle Support
JTAG Applications While it is obvious that JTAG based testing can be used in the production phase of a product, new developments and applications of the IEEE-1149.1 standard have enabled the use of JTAG
More informationChoosing a Stencil. By William E. Coleman, Ph.D. and Michael R. Burgess
Choosing a Stencil Is a stencil a commodity or a precision tool? A commodity is something that can be purchased from many suppliers, with the expectation that the performance will be the same. A precision
More informationDESIGN GUIDELINES FOR LTCC
DESIGN GUIDELINES FOR LTCC HERALOCK HL2000 MATERIALS SYSTEM Preliminary Guideline Release 1.0 CONTENTS 1. INTRODUCTION 1.1. GLOSSARY OF TERMS 1.2. LTCC PROCESS FLOW DIAGRAM 1.3. UNITS OF MEASURE 2. PROCESSING
More informationUltra Low Profile Silicon Capacitors (down to 80 µm) applied to Decoupling Applications. Results on ESR/ESL.
Ultra Low Profile Silicon Capacitors (down to 80 µm) applied to Decoupling Applications. Results on ESR/ESL. Laurent Lengignon, Laëtitia Omnès, Frédéric Voiron IPDiA, 2 rue de la girafe, 14000 Caen, France
More informationA Manufacturing Technology Perspective of: Embedded Die in Substrate and Panel Based Fan-Out Packages
A Manufacturing Technology Perspective of: Embedded Die in Substrate and Panel Based Fan-Out Packages Bernd K Appelt Director WW Business Development April 24, 2012 Table of Content Definitions Wafer Level
More informationAnalysis of BGA Solder Joint Reliability for Selected Solder Alloy and Surface Finish Configurations
Analysis of BGA Solder Joint Reliability for Selected Solder Alloy and Surface Finish Configurations Hugh Roberts / Atotech USA Inc Sven Lamprecht and Christian Sebald / Atotech Deutschland GmbH Mark Bachman,
More informationFLEXIBLE CIRCUITS MANUFACTURING
IPC-DVD-37 FLEXIBLE CIRCUITS MANUFACTURING Below is a copy of the narration for DVD-37. The contents of this script were developed by a review group of industry experts and were based on the best available
More informationBalancing the Electrical and Mechanical Requirements of Flexible Circuits. Mark Finstad, Applications Engineering Manager, Minco
Balancing the Electrical and Mechanical Requirements of Flexible Circuits Mark Finstad, Applications Engineering Manager, Minco Table of Contents Abstract...............................................................................................
More information3D innovations: From design to reliable systems
3D innovations: From design to reliable systems Uwe Knöchel, Andy Heinig Fraunhofer IIS, Design Automation Division Zeunerstraße 38, 01069 Dresden uwe.knoechel@eas.iis.fraunhofer.de Phone: +49 351 4640
More informationCHAPTER 5. OVERVIEW OF THE MANUFACTURING PROCESS
CHAPTER 5. OVERVIEW OF THE MANUFACTURING PROCESS 5.1 INTRODUCTION The manufacturing plant considered for analysis, manufactures Printed Circuit Boards (PCB), also called Printed Wiring Boards (PWB), using
More informationInnovative Wafer and Interconnect Technologies - Enabling High Volume Low Cost RFID Solutions
Innovative Wafer and Interconnect Technologies - Enabling High Volume Low Cost RFID Solutions Innovative Wafer & Interconnect Technologies Outline Low cost RFID Tags & Labels Standard applications and
More informationPCB Assembly Guidelines for Intersil Wafer Level Chip Scale Package Devices
Assembly Guidelines for Intersil Wafer Level Chip Scale Package Devices Introduction There is an industry-wide trend towards using the smallest package possible for a given pin count. This is driven primarily
More informationAutomated Contact Resistance Tester CR-2601
Automated Contact Resistance Tester CR-2601 What s New What s New Summary of Hardware Improvements: The middle Stiffener has been improved and no longer comes in direct contact with the main board thus
More informationLUXEON LEDs. Circuit Design and Layout Practices to Minimize Electrical Stress. Introduction. Scope LED PORTFOLIO
LED PORTFOLIO LUXEON LEDs Circuit Design and Layout Practices to Minimize Electrical Stress Introduction LED circuits operating in the real world can be subjected to various abnormal electrical overstress
More informationBall Grid Array (BGA) Technology
Chapter E: BGA Ball Grid Array (BGA) Technology The information presented in this chapter has been collected from a number of sources describing BGA activities, both nationally at IVF and reported elsewhere
More information8 Gbps CMOS interface for parallel fiber-optic interconnects
8 Gbps CMOS interface for parallel fiberoptic interconnects Barton Sano, Bindu Madhavan and A. F. J. Levi Department of Electrical Engineering University of Southern California Los Angeles, California
More informationFlip Chip Package Qualification of RF-IC Packages
Flip Chip Package Qualification of RF-IC Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 mbora@psemi.com Abstract Quad Flat Pack No Leads (QFNs) are thermally enhanced plastic packages
More informationECP Embedded Component Packaging Technology
ECP Embedded Component Packaging Technology A.Kriechbaum, H.Stahr, M.Biribauer, N.Haslebner, M.Morianz AT&S Austria Technologie und Systemtechnik AG Abstract The packaging market has undergone tremendous
More informationSheet Resistance = R (L/W) = R N ------------------ L
Sheet Resistance Rewrite the resistance equation to separate (L / W), the length-to-width ratio... which is the number of squares N from R, the sheet resistance = (σ n t) - R L = -----------------------
More informationDesigning with High-Density BGA Packages for Altera Devices
2014.12.15 Designing with High-Density BGA Packages for Altera Devices AN-114 Subscribe As programmable logic devices (PLDs) increase in density and I/O pins, the demand for small packages and diverse
More informationPreface xiii Introduction xv 1 Planning for surface mount design General electronic products 3 Dedicated service electronic products 3 High-reliability electronic products 4 Defining the environmental
More informationTHE ADVANTAGES OF COMBINING LOW PIN COUNT TEST WITH SCAN COMPRESSION OF VLSI TESTING
Zbornik radova 56. Konferencije za ETRAN, Zlatibor, 11-14. juna 2012. Proc. 56th ETRAN Conference, Zlatibor, June 11-14, 2012 THE ADVANTAGES OF COMBINING LOW PIN COUNT TEST WITH SCAN COMPRESSION OF VLSI
More informationM. Jämsä 6.4.2011 PCB COST REDUCTIONS
M. Jämsä 6.4.2011 PCB COST REDUCTIONS There is an old joke about Commodity Manager of PCB (Printed Circuit Board) having one brain cell only, either occupied by the idea of price reduction or by the idea
More informationTABLE OF CONTENTS. xiii List of Tables. xviii List of Design-for-Test Rules. xix Preface to the First Edition. xxi Preface to the Second Edition
TABLE OF CONTENTS List of Figures xiii List of Tables xviii List of Design-for-Test Rules xix Preface to the First Edition xxi Preface to the Second Edition xxiii Acknowledgement xxv 1 Boundary-Scan Basics
More informationThermal Management Solutions for Printed Circuit Boards used in Digital and RF Power Electronics and LED assemblies
Thermal Management Solutions for Printed Circuit Boards used in Digital and RF Power Electronics and LED assemblies Sandy Kumar, Ph.D. Director of Technology American Standard Circuits, Inc 3615 Wolf Road
More informationEnhanced interconnect medium simplifies test & verification Abstract Introduction Spring Probe Contact Resistance
Enhanced interconnect medium simplifies test & verification Ila Pal, Ironwood Electronics, Inc. Abstract In high performance embedded systems test application, the requirement for accurate measurement
More informationCapacitive Touch Sensor Project:
NOTE: This project does not include a complete parts list. In particular, the IC described here does not come in a dual-inline-package (DIP), and so a gull-wing package has to be soldered to an adaptor
More informationAdvanced VLSI Design CMOS Processing Technology
Isolation of transistors, i.e., their source and drains, from other transistors is needed to reduce electrical interactions between them. For technologies
More informationOptical Interconnect Technology for High-bandwidth Data Connection in Next-generation Servers
Optical Interconnect Technology for High-bandwidth Data Connection in Next-generation Servers Tsuyoshi Yamamoto Kazuhiro Tanaka Satoshi Ide Tsuyoshi Aoki In the near future, an improvement in the performance
More informationSupercapacitors. Advantages Power density Recycle ability Environmentally friendly Safe Light weight
Supercapacitors Supercapacitors also called ultracapacitors and electric double layer capacitors (EDLC) are capacitors with capacitance values greater than any other capacitor type available today. Capacitance
More informationA Remote Plasma Sputter Process for High Rate Web Coating of Low Temperature Plastic Film with High Quality Thin Film Metals and Insulators
A Remote Plasma Sputter Process for High Rate Web Coating of Low Temperature Plastic Film with High Quality Thin Film Metals and Insulators Dr Peter Hockley and Professor Mike Thwaites, Plasma Quest Limited
More informationElectroplating with Photoresist Masks
Electroplating with Photoresist Masks Revised: 2014-01-17 Source: www.microchemicals.com/downloads/application_notes.html Electroplating - Basic Requirements on the Photoresist Electroplating with photoresist
More informationIntroduction to Digital System Design
Introduction to Digital System Design Chapter 1 1 Outline 1. Why Digital? 2. Device Technologies 3. System Representation 4. Abstraction 5. Development Tasks 6. Development Flow Chapter 1 2 1. Why Digital
More informationFabrication and Manufacturing (Basics) Batch processes
Fabrication and Manufacturing (Basics) Batch processes Fabrication time independent of design complexity Standard process Customization by masks Each mask defines geometry on one layer Lower-level masks
More informationVolumes. Goal: Drive optical to high volumes and low costs
First Electrically Pumped Hybrid Silicon Laser Sept 18 th 2006 The information in this presentation is under embargo until 9/18/06 10:00 AM PST 1 Agenda Dr. Mario Paniccia Director, Photonics Technology
More informationTHE IMPACT OF YIELD STRENGTH OF THE INTERCONNECTOR ON THE INTERNAL STRESS OF THE SOLAR CELL WITHIN A MODULE
5th World Conference on Photovoltaic Energy Conversion, 6-1 September 21, Valencia, Spain THE IMPACT OF YIELD STRENGTH OF THE INTERCONNECTOR ON THE INTERNAL STRESS OF THE SOLAR CELL WITHIN A MODULE Y.
More informationFigure 1 FPGA Growth and Usage Trends
White Paper Avoiding PCB Design Mistakes in FPGA-Based Systems System design using FPGAs is significantly different from the regular ASIC and processor based system design. In this white paper, we will
More informationA Point of View on the Future of IC Design, Testing and Manufacturing
A Point of View on the Future of IC Design, Testing and Manufacturing Wojciech Maly ECE Department, Carnegie Mellon University Pittsburgh, Pa. Invited * For at least last 30 years microelectronics has
More informationChalmers Publication Library
Chalmers Publication Library Contactless pin-flange adapter for high-frequency measurements This document has been downloaded from Chalmers Publication Library (CPL). It is the author s version of a work
More informationPower Dissipation Considerations in High Precision Vishay Sfernice Thin Film Chips Resistors and Arrays (P, PRA etc.) (High Temperature Applications)
VISHAY SFERNICE Resistive Products Application Note ABSTRACT On our thin film chips resistors and arrays the main path for the heat, more than 90 %, is conduction through the body of the component, the
More informationUse of Carbon Nanoparticles for the Flexible Circuits Industry
Use of Carbon Nanoparticles for the Flexible Circuits Industry Ying (Judy) Ding, Rich Retallick MacDermid, Inc. Waterbury, Connecticut Abstract FPC (Flexible Printed Circuit) has been growing tremendously
More informationSmart Card Security How Can We Be So Sure?
Smart Card Security How Can We Be So Sure? Ernst Bovelander TNO Centre for Evaluation of Instrumentation and Security Techniques PO Box 5013 2600 GA Delft, The Netherlands bovenlander@tpd.tno.nl 1. Introduction
More informationFraunhofer ISIT, Itzehoe 14. Juni 2005. Fraunhofer Institut Siliziumtechnologie (ISIT)
Research and Development centre for Microelectronics and Microsystems Applied Research, Development and Production for Industry ISIT applies an ISO 9001:2000 certified quality management system. Certificate
More informationMounting Instructions for SP4 Power Modules
Mounting Instructions for SP4 Power Modules Pierre-Laurent Doumergue R&D Engineer Microsemi Power Module Products 26 rue de Campilleau 33 520 Bruges, France Introduction: This application note gives the
More informationINEMI 2007 Roadmap Organic Substrates. Jack Fisher, Interconnect Technology Analysis, Inc. Celestica-iNEMI Technology Forum May 15, 2007
INEMI 2007 Roadmap Organic Substrates Jack Fisher, Interconnect Technology Analysis, Inc. Celestica-iNEMI Technology Forum May 15, 2007 Introduction The interconnecting substrates functional role provides
More informationRapid Prototyping and Development of Microfluidic and BioMEMS Devices
Rapid Prototyping and Development of Microfluidic and BioMEMS Devices J. Sasserath and D. Fries Intelligent Micro Patterning System Solutions, LLC St. Petersburg, Florida (T) 727-522-0334 (F) 727-522-3896
More informationDie Carrier Temporary Reusable Packages. Setting the Standards for Tomorrow
Die Carrier Temporary Reusable Packages Setting the Standards for Tomorrow Die Level Burn-in and Test The Need for KGD Historically, semiconductor manufacturers and endusers performed numerous tests on
More informationEfficient Interconnect Design with Novel Repeater Insertion for Low Power Applications
Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications TRIPTI SHARMA, K. G. SHARMA, B. P. SINGH, NEHA ARORA Electronics & Communication Department MITS Deemed University,
More informationProgrammable Logic IP Cores in SoC Design: Opportunities and Challenges
Programmable Logic IP Cores in SoC Design: Opportunities and Challenges Steven J.E. Wilton and Resve Saleh Department of Electrical and Computer Engineering University of British Columbia Vancouver, B.C.,
More informationDamage-free, All-dry Via Etch Resist and Residue Removal Processes
Damage-free, All-dry Via Etch Resist and Residue Removal Processes Nirmal Chaudhary Siemens Components East Fishkill, 1580 Route 52, Bldg. 630-1, Hopewell Junction, NY 12533 Tel: (914)892-9053, Fax: (914)892-9068
More informationMolded. By July. A chip scale. and Omega. Guidelines. layer on the silicon chip. of mold. aluminum or. Bottom view. Rev. 1.
Application Note PAC-006 By J. Lu, Y. Ding, S. Liu, J. Gong, C. Yue July 2012 Molded Chip Scale Package Assembly Guidelines Introduction to Molded Chip Scale Package A chip scale package (CSP) has direct
More informationA New Chapter for System Designs Using NAND Flash Memory
A New Chapter for System Designs Using Memory Jim Cooke Senior Technical Marketing Manager Micron Technology, Inc December 27, 2010 Trends and Complexities trends have been on the rise since was first
More informationDevelopment of High-Speed High-Precision Cooling Plate
Hironori Akiba Satoshi Fukuhara Ken-ichi Bandou Hidetoshi Fukuda As the thinning of semiconductor device progresses more remarkably than before, uniformity within silicon wafer comes to be strongly required
More informationWire Bonding A Closer Look
ISTFA'91: The 17th International Symposium for Testing & Failure Analysis, Los Angeles, California, USA / 11-15 November 1991 Wire Bonding A Closer Look G. E. Servais and S.D. Brandenburg Delco Electronics
More informationBi-directional FlipFET TM MOSFETs for Cell Phone Battery Protection Circuits
Bi-directional FlipFET TM MOSFETs for Cell Phone Battery Protection Circuits As presented at PCIM 2001 Authors: *Mark Pavier, *Hazel Schofield, *Tim Sammon, **Aram Arzumanyan, **Ritu Sodhi, **Dan Kinzer
More informationObjective. Testing Principle. Types of Testing. Characterization Test. Verification Testing. VLSI Design Verification and Testing.
VLSI Design Verification and Testing Objective VLSI Testing Mohammad Tehranipoor Electrical and Computer Engineering University of Connecticut Need to understand Types of tests performed at different stages
More informationDualBeam Solutions for Electrical Nanoprobing
DualBeam Solutions for Electrical Nanoprobing Richard J. Young, Technologist Peter D. Carleson, Product Marketing Engineer Electrical testing by physically probing device structures has grown more challenging
More informationATE for Manufacturing Test. Major ATE Companies: Teradyne, Credence, Agilent, Advantest, NPTest... Agilent 83K. Advantest T6682
ATE for Manufacturing Test Major ATE Companies: Teradyne, Credence, Agilent, Advantest, NPTest... Agilent 83K Advantest T6682 1 Block Diagram for T6682 Block diagram for Advantest Model T6682 described
More informationImplementation Of High-k/Metal Gates In High-Volume Manufacturing
White Paper Implementation Of High-k/Metal Gates In High-Volume Manufacturing INTRODUCTION There have been significant breakthroughs in IC technology in the past decade. The upper interconnect layers of
More informationEncounter DFT Architect
Full-chip, synthesis-based, power-aware test architecture development Cadence Encounter DFT Architect addresses and optimizes multiple design and manufacturing objectives such as timing, area, wiring,
More informationCopyright 2008 IEEE. Reprinted from ECTC2008 Proceedings.
Copyright 2008 IEEE. Reprinted from ECTC2008 Proceedings. This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Amkor
More informationPOWER FORUM, BOLOGNA 20-09-2012
POWER FORUM, BOLOGNA 20-09-2012 Convertitori DC/DC ad alta densità di potenza e bassa impedenza termica. Massimo GAVIOLI. Senior Field Application Engineer. Intersil SIMPLY SMARTER Challenges when Designing
More informationVLSI Fabrication Process
VLSI Fabrication Process Om prakash 5 th sem ASCT, Bhopal omprakashsony@gmail.com Manisha Kumari 5 th sem ASCT, Bhopal Manisha2686@gmail.com Abstract VLSI stands for "Very Large Scale Integration". This
More informationImproved Contact Formation for Large Area Solar Cells Using the Alternative Seed Layer (ASL) Process
Improved Contact Formation for Large Area Solar Cells Using the Alternative Seed Layer (ASL) Process Lynne Michaelson, Krystal Munoz, Jonathan C. Wang, Y.A. Xi*, Tom Tyson, Anthony Gallegos Technic Inc.,
More informationConductivity of silicon can be changed several orders of magnitude by introducing impurity atoms in silicon crystal lattice.
CMOS Processing Technology Silicon: a semiconductor with resistance between that of conductor and an insulator. Conductivity of silicon can be changed several orders of magnitude by introducing impurity
More informationTesting for the Unexpected: An Automated Method of Injecting Faults for Engine Management Development
Testing for the Unexpected: An Automated Method of Injecting Faults for Engine Management Development By Shaun Fuller What will happen if a fault occurs in an automotive vehicle s electrical system? Similarly,
More informationGlobal Semiconductor Packaging Materials Outlook
NOVEMBER 2009 Global Semiconductor Packaging Materials Outlook Produced by Semiconductor Equipment and Materials International and TechSearch International, Inc. EXECUTIVE SUMMARY 1 1 INTRODUCTION 5 1.1
More informationConnectivity in a Wireless World. Cables Connectors 2014. A Special Supplement to
Connectivity in a Wireless World Cables Connectors 204 A Special Supplement to Signal Launch Methods for RF/Microwave PCBs John Coonrod Rogers Corp., Chandler, AZ COAX CABLE MICROSTRIP TRANSMISSION LINE
More informationThe Road to 450 mm Semiconductor Wafers Ira Feldman
The Road to 450 mm Semiconductor Wafers Ira Feldman Feldman Engineering Corp. Why 450 mm Wafers? Technical Challenges Economic Challenges SoluBons Summary Overview 2 the number of transistors on a chip
More informationOptimizing Insertion Extraction Force in a Pin-Socket Interconnect
Optimizing Insertion Extraction Force in a Pin-Socket Interconnect IC Socket industry trends are impacted by a combination of technology and market- driven factors. Technology driven factors include miniaturization,
More informationHigh-Speed SERDES Interfaces In High Value FPGAs
High-Speed SERDES Interfaces In High Value FPGAs February 2009 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 High-Speed SERDES
More informationModule 7 : I/O PADs Lecture 33 : I/O PADs
Module 7 : I/O PADs Lecture 33 : I/O PADs Objectives In this lecture you will learn the following Introduction Electrostatic Discharge Output Buffer Tri-state Output Circuit Latch-Up Prevention of Latch-Up
More informationDevelopment of a Design & Manufacturing Environment for Reliable and Cost-Effective PCB Embedding Technology
Development of a Design & Manufacturing Environment for Reliable and Cost-Effective PCB Embedding Technology Outline Introduction CAD design tools for embedded components Thermo mechanical design rules
More informationFraunhofer IZM-ASSID Targets
FRAUNHOFER INSTITUTE FoR Reliability and MiCroinTegration IZM Fraunhofer IZM ASSID All Silicon System Integration Dresden All Silicon System Integration Dresden Fraunhofer IZM-ASSID Fraunhofer IZM The
More informationGood Boards = Results
Section 2: Printed Circuit Board Fabrication & Solderability Good Boards = Results Board fabrication is one aspect of the electronics production industry that SMT assembly engineers often know little about.
More informationWhat is a System on a Chip?
What is a System on a Chip? Integration of a complete system, that until recently consisted of multiple ICs, onto a single IC. CPU PCI DSP SRAM ROM MPEG SoC DRAM System Chips Why? Characteristics: Complex
More informationConnection Systems. Gold Dot Connection Systems
Connection Systems Gold Dot Connection Systems Connection Systems Gold Dot speed, density and reliability Delphi Connection Systems has the solution for emerging interconnect requirements of speed and
More informationA New Multi-site Test for System-on-Chip Using Multi-site Star Test Architecture
A New Multi-site Test for System-on-Chip Using Multi-site Star Test Architecture Dongkwan Han, Yong Lee, and Sungho Kang As the system-on-chip (SoC) design becomes more complex, the test costs are increasing.
More information