COM 353 Microprocessors Lecture 3. Introduction to 8-bit Microprocessor Architecture and Operation. Prof. Dr. Halûk Gümüşkaya
|
|
- Elwin Fisher
- 8 years ago
- Views:
Transcription
1 COM 353 Microprocessors Lecture 3 Prof. Dr. Halûk Gümüşkaya haluk.gumuskaya@gediz.edu.tr haluk@gumuskaya.com Introduction to 8-bit Microprocessor Architecture and Operation Computer Engineering Department Tuesday, October 23, 202. Basic Microprocessor System Concepts 2. Microprocessor Architecture and Operation 3. Intel 8085 Microprocessor Microprocessor Based System 5. Isolated I/O Using IN and OUT Instructions 6. Memory Mapped I/O 7. Programmable I/O and 8255 A Microprocessor Based System ROM RWM I Giriş (Temel) 3-durumlu buffer SİSTEM YOLU Çıkış (Temel) Latch, FF Programlanabilir Giriş/Çıkış Birimleri 8255, (8254) ,... A collection of addressable registers: Those registers reside within the microprocessor are internal registers, and those exist in the ROM, RWM, and I/O ports are external registers.
2 Typical Partial Set of System Bus Signals 3 Buses of a P-Based System Name Function Number Direction* A 3 A 0 Address bus 6, 20, 24, 32, 36 Output CPU Çip-üzeri yollar Mikroişlemcili Sistem D 63 D 0 Data bus 8, 6, 32, 64 Bidirectional Generalized read strobe Output Saklayıcılar Yerel Sistem Yolu Generalized write strobe Output IO/M Status (I/O or memory reference) Output MEMR Memory read strobe Output MEMW Memory write strobe Output IOR Input device read strobe Output ALU Hafıza I/O I/O IOW Output device write strobe Output RESET System reset out Output * Direction is specified with respect to the microprocessor. Harici Sistem Yolu Simple Input Port for a P-Based System Simple Output Port for a P-Based System Giriş Cihazı Latch Giriş Port'u 3-Durumlu Buffer Sistem Veri Yolu D 0 D Çıkış Cihazı Çıkış Port'u Latch Sistem Veri Yolu D 0 D E D m D m Veri Tutturma Darbesi Cihaz Seçme Lojiği Giriş Cihazı Seçme Darbesi A 0 A Cihaz Seçme Lojiği Çıkış Cihazı Seçme Darbesi A 0 A A n A n IO / M IO / M
3 Internal Architecture. Basic Microprocessor System Concepts 2. Microprocessor Architecture and Operation 3. Intel 8085 Microprocessor Microprocessor Based System Genel Amaçlı Saklayıcılar R0 R R2 R3 ALU (Arithmetic Logic Unit). Control Unit 2. General Purpose Registers 5. Isolated I/O Using IN and OUT Instructions 6. Memory Mapped I/O 7. Programmable I/O and 8255 Özel Amaçlı Saklayıcılar R3 SR (Status Register) IR (Instruction Register) IP (Instruction Pointer) SP (Stack Pointer) MAR (Memory Address Register) MBR (Memory Buffer Register) Kontrol Birimi Teknolojinin gelişmesiyle eklenen diğer donanım ve yazılım (FPU, hafıza yönetim birimi, cache,...) 3. Special Purpose Registers 4. Arithmetic Logic Unit 5. Other Special Units. Control Unit Simplified States of Control Unit Harici Veri Yolu Komut Saklayıcısı MBR IR Dahili Veri Yolu It controls and synchronizes all data transfers and transformations in the microprocessor system. Komut Okuma (Fetch) Komut mikroişlemcide Yürütme (Execute) Saat Komut Kod Çözücü Kontrol Birimi Dahili Saklayıcılara Kontrol Sinyalleri Bayraklar The output of the IR is decoded and used by the control unit to develop a sequence of microoperations (microistructions) and register transfers that execute the instruction. RESET Donanım sıfırlaması olmadığı sürece dur Komut yürütmesi biter Durma (Halt) Durma (HALT) Komutu RESET Harici Kontrol Girişleri Harici Kontrol Çıkışları
4 Fetch Decode Execute Cycles 2. General Purpose Registers Instruction Fetch Read an instruction from memory A (ACC) They are used for storage, arithmetic and logic operations (x86), and addressing purposes. Instruction Decode Operand Fetch Determine required operations Locate and obtain operand data Intel 8085 registers The registers are used and operated upon either singly or in pairs Execute Compute result value or status Result Store Write results to memory for later use X86 registers Next Instruction Determine next instruction 3. Special Purpose Registers 4. Arithmetic Logic Unit F (Flags) (8-bit status register, modified after an ALU operation) PC (Program Counter points to the next instruction to be executed in memory) MAR (Memory Address Register) MBR (Memory Buffer Register) 8085 registers SP (Stack Pointer) X86 registers A Temp. Reg AX BX CX DX DI SI BP SP Internal Bus ALU ALU Flags 8-bit ALU (8085) 6-bit ALU (8086/8088) Arithmetic and logic operations on one or two 8-bit, 6-bit (x86), and 32-bit (x86) operands are performed in this unit. Flags Halûk Gümüşkaya
5 FPU (Floating Point Unit) Cache Memory Memory Management Unit. 5. Other Special Units External Architecture Address Bus Data Bus Control Bus. Bus control 2. Bus status 3. Interrupts 4. Bus arbitration 5. Coprocessor signaling 6. Misc The pins on a CPU chip Address Bus: Common address bus widths are 6, 20, 32, and 64 Data Bus: Common widths are 8, 6, 32, and 64. Control Bus: The control pins regulate the flow and timing of data to and from the CPU and have other miscellaneous uses. Control pins can be roughly grouped into the following major categories: Bus Control Interrupts Bus Arbitration Coprocessor Signalling Status Miscellaneous Control Bus Bus Control: Mostly outputs from the CPU to the bus telling whether the CPU wants to read or write memory or do something else. The CPU uses these pins to control the rest of the system. Status: They show the status (i.e. bus operation, MEMR, IOW) of CPU. Interrupts: They are inputs from I/O devices to the CPU. Bus Arbitration: These pins regulate traffic on the bus, in order to prevent two devices from trying to use it at the same time. Coprocessor Signalling: Some CPU chips are designed to operate with coprocessors such as floating point chips, graphics or other chips. Miscellaneous: CLK, XTAL, reset, power,
6 Internal Architecture of 8085A. Basic Microprocessor System Concepts INTR RST5.5 RST6.5 RST7.5 TRAP SID SOD 2. Microprocessor Architecture and Operation INTA Kesme Kontrol Seri I/O Kontrol 3. Intel 8085 Microprocessor Microprocessor Based System 5. Isolated I/O Using IN and OUT Instructions 6. Memory Mapped I/O A ALU Geçici Reg. IR Komut Kod Çözücü B D H SP PC C E L 7. Programmable I/O and 8255 Bayraklar (F) X X2 CLK Üretimi Zamanlama ve Kontrol CLK OUT Kontrol Durum DMA RESET MAR MAR / MBR READY ALE S0 S IO/M HOLD HLDA RIN ROUT A 5 - A 8 Adres Yolu AD 7 - AD 0 Adres/Veri Yolu External Architecture of 8085A Multiplexing of Address/Data Pins of 8085A X 40 Vcc Adres Yolu X HOLD A 5 - A 0 6 RESET OUT SOD SID TRAP HLDA CLK (OUT) RESET IN READY Veri Yolu D 7 - D 0 8 RST IO/M Yol Kontrol RST S RST ALE INTR A INTA 30 ALE READY AD S0 AD AD2 AD3 AD4 AD5 AD6 AD7 VSS A5 A4 A3 A2 A A0 A9 A8 INTA Yol Durum IO/M S 0 S 8085A TRAP RST 7.5 RST 6.5 RST 5.5 INTR HOLD HLDA SID SOD RESET IN RESET OUT CLK X X2 Kesmeler Yol Hakemliği Çeşitli 8085A A 5 - A 8 A 5 - A 8 AD 7 - AD 0 A 7 - A 0 ALE 74LS373 C OE Adres Latch'ı D 7 - D 0 Adres Yolu A 5 - A 0 Veri Yolu (a) (b)
7 8085A Based System Machine Cycles and Timing Machine cycle: The fetching and execution of a single instruction. It consists of one more read/write operations (references) to memory or an I/O device. There are 7 different types of machine cycles in the 8085: Opcode fetch Memory read MEMR Memory write MEMW I/O Read IOR I/O Write IOW Interrupt acknowledge Bus idle Machine Cycle and State Information for the 8085A The Format of 8085 Instructions and Instruction Fetch Cycle 3 status signals generated at the beginning of each machine cycle identify each type and remain valid for the duration of the cycle. Bus Status Bus Control Machine Cycle IO/M S S0 INTA Opcode fetch 0 0 Memory read Memory write I/O read 0 0 I/O write 0 0 Interrupt Ack. 0 Bus idle DAD 0 0 Ack. of RST, TRAP HLT 3-state state 3-state The instructions consist of to 3 bytes. Therefore, instruction fetch is to 3 machine cycles The first machine cycle in an instruction cycle is always an OPCODE FETCH, and the 8-bits obtained during an OPCODE FETCH are always interpreted as the OP code of an instruction. The total number of machine cycles required varies from to 5, with no one instruction cycle containing more than 5 machine cycles. Opcode Opcode Operand Opcode Operand Operand2 (a) (b) (c) (a) -byte (b) 2-byte (c) 3-byte 8085A instructions.
8 Execution of STA and LDA Instructions STA (Store Accumulator Direct) transfers the contents of ACC to an external register (a memory register or a memory mapped output register) whose address is specified in the instruction. The opcode for STA is 32h. This register can be located anywhere in the 64 K memory space that the 8085 can directly address, 6-bits are required for the address. LDA (Load Accumulator Direct) does the reverse operation. It reads from an external register to the ACC. The opcode is 3Ah. Timing Values of 8085AH Microprocessor Processor Crystal MHz (f c ) State Time ns (T) ADD Instruction ( s) 8085AH AH AH AH ADDR ADDR + ADDR + 2 İşlem Kodu Düşük Adres Yüksek Adres byte byte 2 byte 3 STA veya LDA komutu 3-byte STA and LDA instructions Execution of STA and LDA Instructions Activities Associated with the T-States of 8085A Each machine cycle is divided by system clock into a number of state transitions, or T states, which correspond to the period between two negative going transition of that clock. T T 2 T w T 3 T 4 T 5 -T 6 A memory or I/O device address is placed on the address/data bus (AD7-AD0) and address bus (A5-A0). An address latch enable, ALE, pulse is generated to facilitate latching the low order address bits on AD7-AD0. Status information is placed on IO/M, S, and S0 to define the type of machine cycle. The halt flag is check. Ready and hold inputs are sampled. PC is incremented if machine cycle is part of an instruction fetch. In all machine cycles except BUS IDLE, one of the control strobes,, or INTAmakes a to 0 transition. (optional) This state is entered if the ready line is low. The states of the address, data and control signals remain the same as at the end of T2. An instruction byte or data byte is transfered to/from memory the microprocessor. The active control strobe makes a 0 to transition. The contents of instruction register (IR) are decoded. These states are used to complete the execution of some instructions.
9 T-States of LDA and STA Instructions Machine Cycles T-States. Opcode fetch 4 2. Memory read 3 3. Memory write 3 4. Memory write (STA) or read (LDA) 3 Total T-states for 4 machine cycles 3 For STA and LDA instructions, the number of T-states required for the execution is 3. If the 8085 is operating at a ns state time, the STA/LDA instruction cycle is executed in 4.23 S. Execution of IN and OUT Instruction IN InputPort IN reads the contents of an input device located at InputPort to the accumulator (ACC). The opcode for IN is DBh. InputPort is an 8-bit port address which is an operand in this instruction. 256 input ports are possible with this 8-bit port address. OUT OutputPort OUT does the reverse operation. It writes the contents of the ACC to the output port located at OutputPort. OutputPort is also an 8-bit address. This means 256 possible output ports. The opcode for OUT is D3h. ADDR ADDR + İşlem Kodu Port Adresi byte byte 2 IN veya OUT komutu 2-byte IN and OUT instructions Execution of IN and OUT Instruction. Basic Microprocessor System Concepts 2. Microprocessor Architecture and Operation 3. Intel 8085A Microprocessor Microprocessor Based System 5. Isolated I/O Using IN and OUT Instructions 6. Memory Mapped I/O 7. Programmable I/O and 8255
10 System Memory System Memory Using Full Decoding The 8085 system has ROM and RWM memory modules, one input port (a simple 8-bit three-state buffer 74LS244) for reading switches, and one output port (74LS374) for driving a LED display. Veri Yolu D 7 - D 0 Use the memory system example given in the first lecture. 4K 8 EPROM ve 2K 8 RWM EPROM starts from 0000h, after EPROM RWM starts. 0000h 0FFFh 000h 7FFh 800h ROM RWM Boş 4K 2K 58K 0000h 0FFFh 000h 7FFh A 5 - A İlk 4K'lık bloğu seçer Üçüncü 2K'lık bloğu seçer A - A A 7 - A K ROM içinde bir hafıza hücresini seçer K RWM içinde bir hafıza hücresini seçer A 3 - A IO / M A 3 A 2 A A 5 A 4 74LS38 C Y0 B Y A Y2 Y3 Y4 G2A Y5 G2B Y6 G Y7 07FFh-0000h 0FFFh-0800h 7FFh-000h A - A 0 A 0 - A 0 2 A - A 0 D 7 - D 0 CE OE K x 8 EPROM A - A 0 D 7 - D 0 CS OE WE 66 2K x 8 RWM FFFFh Memory Map Address Bit Map A Simple Input Port at F0h (partial decoding) A Simple Output Port at Fh (partial decoding) D 7 D 7 D 0 IO / M 74LS244 Octal Buffer OE Cihaz Seçme Darbesi Anahtar bilgisi F8h S 7 S 0 D 7 D 0 IO / M A 7 A 6 A 5 A 4 A 0 CLK 74LS374 Octal FF OE D 0 Cihaz Seçme Darbesi Fh Adresindeki Çıkış Port'u A 7 A 6 A 5 A 4 F0h Adresindeki Giriş Port'u
11 Simple System Test Program at ROM Execution of In F0h Instruction IN F0h ; F0h adresli giriş port'undan oku ((ACC) <- (F0h)). CMA ; Okunan verinin bit'lerini tersle ((ACC) = (ACC)'). STA 000h ; ACC'yi RAM'ın 000h nolu hücresine yaz. LDA 000h ; RAM'ın 000h nolu hücresinden ACC'ye oku. OUT Fh ; Fh adresli çıkış port'una yaz ((ACC) -> (Fh)). HLT ; Program yürütmesini durdur. Program Assembly and Machine Code Address Machine Code Assembly Code 0000 DB F0 IN F0h F CMA STA 000h A 00 0 LDA 000h 0009 D3 F OUT Fh 000B 76 HLT ADRES 0000h 000h 0002h 0003h 0004h 0005h 0006h 0007h 0008h 0009h 000Ah 000Bh VERİ DBh F0h 2Fh 32h 00h 0h 3Ah 00h 0h D3h Fh 76h KOMUTLAR IN F0h CMA STA 000h LDA 000h OUT Fh HLT Execution of STA 000h Instruction Execution of Program in the 8085 Simulator
12 Assembly Program and its Machine Code Registers EPROM and RWM Input and Output Ports
13 Input and Output Address Spaces. Basic Microprocessor System Concepts 2. Microprocessor Architecture and Operation 3. Intel 8085A Microprocessor Microprocessor Based System 5. Isolated I/O Using IN and OUT Instructions 6. Memory Mapped I/O 7. Programmable I/O and 8255 IN PortNumber instruction Read from an input port located at PortNumber to the accumulator (ACC) [PortNumber]. PortNumber = 00h FFh: 256 input ports OUT PortNumber instruction Write the contents of ACC to an output port located at PortNumber. Again 256 output ports. I/O Decoding of Control Lines and Addresses The corresponding IO/M,, signals are generated when these instructions are executed by the CPU. These signals and some address lines are used by the decoding logic to access the I/O ports. I/O Address Spaces and Ports Since there are 2 different instructions for I/O access, two different address spaces exist for I/O operations. Totally 52 ports (8085). Basic Microprocessor System Concepts 2. Microprocessor Architecture and Operation 3. Intel 8085A Microprocessor Microprocessor Based System 5. Isolated I/O Using IN and OUT Instructions 6. Memory Mapped I/O 7. Programmable I/O and 8255
14 I/O Devices at Memory Address Space I/O devices are located at memory address space. Use memory related instructions (like LDA, STA) to access I/O devices. The I/O decoders monitor memory related control lines and addresses. An Input Device at a Memory Address To access an input port, use a memory access instruction, like LDA The input decoder monitors memory related control lines and addresses. An example: An input device is located at a memory address F000h. Use partial address decoding, use just 4 address lines from the address bus: A5, A4, A3, and A2. IO / M MEMR A 5 A 4 A 3 A 2 F000h Adresindeki Giriş Port'unu Seçme Darbesi An 8-input NAND gate is used as an input decoder. The input device is located at F000h. When IN F000h is executed by CPU, at the last machine cycle, F000h is placed onto the address bus, IO/M becomes 0. Finally is activated low, and an active low signal is generated by the NAND gate. As a result of this pulse, the 3-state buffer of the input device is activated, and data at this device is read to ACC by CPU. An Output Device at a Memory Address Memory and I/O Address Spaces To write to an output port, use a memory access instruction, like STA. The output decoder monitors memory related control lines and addresses. An example: An output device is located at a memory address F00h. Use partial address decoding, use just 5 address lines from the address bus: A5, A4, A3, A2, and A0. IO / M MEMW A 5 A 4 A 3 A 2 A 0 F00h Adresindeki Çıkış Port'unu Seçme Darbesi An 8-input NAND gate is used as an output decoder. The output device is located at F00h. When OUT F00h is executed by CPU, at the last machine cycle, F00h is placed onto the address bus, IO/M becomes 0. Finally is activated low, and an active low signal is generated by the NAND gate. As a result of this pulse, the input device is activated, and 8-bit data at ACC is written to the output device by CPU.
15 Why Memory Mapped I/O? Some processors may not have such separate IN and OUT instructions for I/O in their instruction set. Using IN and OUT, you can only read from or write to an I/O device. If you want to do some other operations, like OR, AND, ADD, ) directly on I/O devices, the memory mapped I/O technique can be used. If the number of I/O devices is larger than 52 (for 8085) use the memory mapped I/O.. Basic Microprocessor System Concepts 2. Microprocessor Architecture and Operation 3. Intel 8085 Microprocessor Microprocessor Based System 5. Isolated I/O Using IN and OUT Instructions 6. Memory Mapped I/O 7. Programmable I/O and 8255 Programmable I/O 8255 IC (a) and Logic Diagram (b) In our previous simple example, we had very simple I/O devices. In general microprocessor based systems, like PCs, have programmable I/O devices. These devices have programmable I/O ports. In addition to simple reading and writing data, they have also some build-in additional features, like timers/counters, interrupts, bit-addressable ports, Some examples: Basic and handshake parallel I/O (8255, 8256) Timer/counter (8253/8254) Interrupt controller (8259) Serial/parallel data communication (8250, 825, 8256) -bit data I/O (bit addressable) (8256) Keyboard/display interface (8279) Block data transfer between memory and external world (DMA) (8257) PA3 PA2 PA PA0 CS GND A A0 PC7 PC6 PC5 PC4 PC0 PC PC2 PC3 PB0 PB PB A (a) PA4 PA5 PA6 PA7 RESET D0 D D2 D3 D4 D5 D6 D7 VCC PB7 PB6 PB5 PB4 PB3 Programmable pripheral device Veri Yolu D 0 - D 7 CS A A0 PA PC 8255A RESET (b) PB 4 addresses are occupied in I/O space D 7 -D 0 Data Bus (bidirectional) PA 7 -PA 0 Port A PB 7 -PB 0 Port B PC 7 -PC 0 Port C CS Chip Select A 0, A Port Address Read Control Write Control RESET Reset Input VCC +5 Volt GND 0 Volt 8255A Chip and Port Select Signals CS A A Selected Port Port A 0 0 Port B 0 0 Port C 0 Control Register X X 8255A not selected
16 8255A at C0h and its Select Logic 8255 Control Word D D 7 - D 7 - D 0 0 PA PA = C0h A 7 A 6 A 5 CS A 4 A 3 A A A 2 A 0 A 0 IOR IOW PB PC CS = 0 Address Selected Port A 7 A 6 A 5 A 4 A 3 A A A = C0h = Ch = C2h = C3h PB = Ch PC = C2h PA PB PC Control Register BSR Modu (Bit Set/Reset) C Port'u üzerinde tek bit 0'lama ve 'leme yapılır A ve B port'ları etkilenmez D 7 D 6 D 5 D 4 D 3 D 2 D 2 D 0 0 / Kontrol Kelimesi I / O Modu Mod 0 Mod Mod 2 A, B ve C port'ları için basit giriş/çıkış A ve (veya) B port'ları için el sıkışmalı (handshake) çalışma C port'u el sıkışma sinyalleri için kullanılır A port'u için iki yönlü veri yolu Port B: Mod 0 veya de çalışır C port'unun bit'leri el sıkışma sinyalleri olarak kullanılır Kontrol Kelimesi D 7 D 6 D 5 D 4 D 3 D 2 D D 0 Grup B Port C (Düşük PC 3 - PC 0 ) = Giriş 0 = Çıkış Port B = Giriş 0 = Çıkış Mod Seçimi = Mod 0 0 = Mod Grup A Port C (Yüksek PC 7 - PC 4 ) = Giriş 0 = Çıkış Port A = Giriş 0 = Çıkış Mod Seçimi 00 = Mode 0 0 = Mod X = Mod 2 = I/O Modu 0 = BSR modu 8255 for the 8085 Based System I/O Operations Using 8255 Instead of using a 3-state buffer and a latch for I/O devices, this time use an 8255 for the 8085 based system example base address is F0h, that is the address of PA. PA will be used to read switches. PB (at Fh) will be used to drive the LED display. PC (at F2h) will not be used. Control register is at F3h. Control word = = 90h. IO / M A7 A6 A5 A4 D 0 - D 7 Veri Yolu A A0 8255A D 0 - D 7 PA CS A A0 PB D 7 D 0 S 7 S 0 RESET PC MVI A, 90h OUT F3h A simple I/O example using a 8255 located at F0h. ; (ACC) 90h, Load ACC with 90h (A: input, B: output) ; (F3) (ACC), write the contents of ACC (90h) to control register, 8255 is programmed. IN F0h; ; read switches (ACC) (F0h) OUT Fh ; drive LEDs (F) (ACC)
17 References Mikroişlemciler ve Bilgisayarlar, 3. Basım, H. Gümüşkaya, ALFA, (Chapter 3).
MICROPROCESSOR. Exclusive for IACE Students www.iace.co.in iacehyd.blogspot.in Ph: 9700077455/422 Page 1
MICROPROCESSOR A microprocessor incorporates the functions of a computer s central processing unit (CPU) on a single Integrated (IC), or at most a few integrated circuit. It is a multipurpose, programmable
More informationTIMING DIAGRAM O 8085
5 TIMING DIAGRAM O 8085 5.1 INTRODUCTION Timing diagram is the display of initiation of read/write and transfer of data operations under the control of 3-status signals IO / M, S 1, and S 0. As the heartbeat
More informationPART B QUESTIONS AND ANSWERS UNIT I
PART B QUESTIONS AND ANSWERS UNIT I 1. Explain the architecture of 8085 microprocessor? Logic pin out of 8085 microprocessor Address bus: unidirectional bus, used as high order bus Data bus: bi-directional
More informationMACHINE ARCHITECTURE & LANGUAGE
in the name of God the compassionate, the merciful notes on MACHINE ARCHITECTURE & LANGUAGE compiled by Jumong Chap. 9 Microprocessor Fundamentals A system designer should consider a microprocessor-based
More informationMICROPROCESSOR AND MICROCOMPUTER BASICS
Introduction MICROPROCESSOR AND MICROCOMPUTER BASICS At present there are many types and sizes of computers available. These computers are designed and constructed based on digital and Integrated Circuit
More informationUMBC. ISA is the oldest of all these and today s computers still have a ISA bus interface. in form of an ISA slot (connection) on the main board.
Bus Interfaces Different types of buses: ISA (Industry Standard Architecture) EISA (Extended ISA) VESA (Video Electronics Standards Association, VL Bus) PCI (Periheral Component Interconnect) USB (Universal
More information150127-Microprocessor & Assembly Language
Chapter 3 Z80 Microprocessor Architecture The Z 80 is one of the most talented 8 bit microprocessors, and many microprocessor-based systems are designed around the Z80. The Z80 microprocessor needs an
More information8086 Microprocessor (cont..)
8086 Microprocessor (cont..) It is a 16 bit µp. 8086 has a 20 bit address bus can access upto 2 20 memory locations ( 1 MB). It can support upto 64K I/O ports. It provides 14, 16-bit registers. It has
More informationCentral Processing Unit (CPU)
Central Processing Unit (CPU) CPU is the heart and brain It interprets and executes machine level instructions Controls data transfer from/to Main Memory (MM) and CPU Detects any errors In the following
More informationMICROPROCESSOR BCA IV Sem MULTIPLE CHOICE QUESTIONS
MICROPROCESSOR BCA IV Sem MULTIPLE CHOICE QUESTIONS 1) Which is the microprocessor comprises: a. Register section b. One or more ALU c. Control unit 2) What is the store by register? a. data b. operands
More information8051 hardware summary
8051 hardware summary 8051 block diagram 8051 pinouts + 5V ports port 0 port 1 port 2 port 3 : dual-purpose (general-purpose, external memory address and data) : dedicated (interfacing to external devices)
More informationLearning Outcomes. Simple CPU Operation and Buses. Composition of a CPU. A simple CPU design
Learning Outcomes Simple CPU Operation and Buses Dr Eddie Edwards eddie.edwards@imperial.ac.uk At the end of this lecture you will Understand how a CPU might be put together Be able to name the basic components
More information8-Bit Flash Microcontroller for Smart Cards. AT89SCXXXXA Summary. Features. Description. Complete datasheet available under NDA
Features Compatible with MCS-51 products On-chip Flash Program Memory Endurance: 1,000 Write/Erase Cycles On-chip EEPROM Data Memory Endurance: 100,000 Write/Erase Cycles 512 x 8-bit RAM ISO 7816 I/O Port
More informationFaculty of Engineering Student Number:
Philadelphia University Student Name: Faculty of Engineering Student Number: Dept. of Computer Engineering Final Exam, First Semester: 2012/2013 Course Title: Microprocessors Date: 17/01//2013 Course No:
More informationChapter 2 Logic Gates and Introduction to Computer Architecture
Chapter 2 Logic Gates and Introduction to Computer Architecture 2.1 Introduction The basic components of an Integrated Circuit (IC) is logic gates which made of transistors, in digital system there are
More informationTechnical Note. Micron NAND Flash Controller via Xilinx Spartan -3 FPGA. Overview. TN-29-06: NAND Flash Controller on Spartan-3 Overview
Technical Note TN-29-06: NAND Flash Controller on Spartan-3 Overview Micron NAND Flash Controller via Xilinx Spartan -3 FPGA Overview As mobile product capabilities continue to expand, so does the demand
More informationData Cables. Schmitt TTL LABORATORY ELECTRONICS II
Data Cables Data cables link one instrument to another. Signals can attenuate or disperse on long wires. A direct wire works best for short cables of less than 10 ft. A TTL cable connection can use a Schmitt
More informationCPU Organisation and Operation
CPU Organisation and Operation The Fetch-Execute Cycle The operation of the CPU 1 is usually described in terms of the Fetch-Execute cycle. 2 Fetch-Execute Cycle Fetch the Instruction Increment the Program
More informationComputer organization
Computer organization Computer design an application of digital logic design procedures Computer = processing unit + memory system Processing unit = control + datapath Control = finite state machine inputs
More informationCOMPUTERS ORGANIZATION 2ND YEAR COMPUTE SCIENCE MANAGEMENT ENGINEERING JOSÉ GARCÍA RODRÍGUEZ JOSÉ ANTONIO SERRA PÉREZ
COMPUTERS ORGANIZATION 2ND YEAR COMPUTE SCIENCE MANAGEMENT ENGINEERING UNIT 1 - INTRODUCTION JOSÉ GARCÍA RODRÍGUEZ JOSÉ ANTONIO SERRA PÉREZ Unit 1.MaNoTaS 1 Definitions (I) Description A computer is: A
More informationCSE2102 Digital Design II - Topics CSE2102 - Digital Design II
CSE2102 Digital Design II - Topics CSE2102 - Digital Design II 6 - Microprocessor Interfacing - Memory and Peripheral Dr. Tim Ferguson, Monash University. AUSTRALIA. Tel: +61-3-99053227 FAX: +61-3-99053574
More informationInterrupts. 1.Maskable interrupt request can be ignored or delayed by the microprocessor and used in telephone
Interrupts The interrupt I/O is a process of data transfer where-by an external device or a peripheral can inform the microprocessor that it is ready for communication The interrupt requests are classified
More informationDEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC6504 - Microprocessor & Microcontroller Year/Sem : II/IV
DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC6504 - Microprocessor & Microcontroller Year/Sem : II/IV UNIT I THE 8086 MICROPROCESSOR 1. What is the purpose of segment registers
More informationBASIC COMPUTER ORGANIZATION AND DESIGN
1 BASIC COMPUTER ORGANIZATION AND DESIGN Instruction Codes Computer Registers Computer Instructions Timing and Control Instruction Cycle Memory Reference Instructions Input-Output and Interrupt Complete
More informationInterfacing Analog to Digital Data Converters
Converters In most of the cases, the PIO 8255 is used for interfacing the analog to digital converters with microprocessor. We have already studied 8255 interfacing with 8086 as an I/O port, in previous
More informationCHAPTER 7: The CPU and Memory
CHAPTER 7: The CPU and Memory The Architecture of Computer Hardware, Systems Software & Networking: An Information Technology Approach 4th Edition, Irv Englander John Wiley and Sons 2010 PowerPoint slides
More informationAdvanced Computer Architecture-CS501. Computer Systems Design and Architecture 2.1, 2.2, 3.2
Lecture Handout Computer Architecture Lecture No. 2 Reading Material Vincent P. Heuring&Harry F. Jordan Chapter 2,Chapter3 Computer Systems Design and Architecture 2.1, 2.2, 3.2 Summary 1) A taxonomy of
More information(Refer Slide Time: 00:01:16 min)
Digital Computer Organization Prof. P. K. Biswas Department of Electronic & Electrical Communication Engineering Indian Institute of Technology, Kharagpur Lecture No. # 04 CPU Design: Tirning & Control
More informationCHAPTER 4 MARIE: An Introduction to a Simple Computer
CHAPTER 4 MARIE: An Introduction to a Simple Computer 4.1 Introduction 195 4.2 CPU Basics and Organization 195 4.2.1 The Registers 196 4.2.2 The ALU 197 4.2.3 The Control Unit 197 4.3 The Bus 197 4.4 Clocks
More informationComputer System: User s View. Computer System Components: High Level View. Input. Output. Computer. Computer System: Motherboard Level
System: User s View System Components: High Level View Input Output 1 System: Motherboard Level 2 Components: Interconnection I/O MEMORY 3 4 Organization Registers ALU CU 5 6 1 Input/Output I/O MEMORY
More informationCOMPUTER ARCHITECTURE. Input/Output
HUMBOLDT-UNIVERSITÄT ZU BERLIN INSTITUT FÜR INFORMATIK COMPUTER ARCHITECTURE Lecture 17 Input/Output Sommersemester 2002 Leitung: Prof. Dr. Miroslaw Malek www.informatik.hu-berlin.de/rok/ca CA - XVII -
More informationModule 2. Embedded Processors and Memory. Version 2 EE IIT, Kharagpur 1
Module 2 Embedded Processors and Memory Version 2 EE IIT, Kharagpur 1 Lesson 5 Memory-I Version 2 EE IIT, Kharagpur 2 Instructional Objectives After going through this lesson the student would Pre-Requisite
More informationAUTOMATIC NIGHT LAMP WITH MORNING ALARM USING MICROPROCESSOR
AUTOMATIC NIGHT LAMP WITH MORNING ALARM USING MICROPROCESSOR INTRODUCTION This Project "Automatic Night Lamp with Morning Alarm" was developed using Microprocessor. It is the Heart of the system. The sensors
More information8741A UNIVERSAL PERIPHERAL INTERFACE 8-BIT MICROCOMPUTER
UNIVERSAL PERIPHERAL INTERFACE 8-BIT MICROCOMPUTER 8-Bit CPU plus ROM RAM I O Timer and Clock in a Single Package One 8-Bit Status and Two Data Registers for Asynchronous Slave-to- Master Interface DMA
More informationZ80 Microprocessors Z80 CPU. User Manual UM008006-0714. Copyright 2014 Zilog, Inc. All rights reserved. www.zilog.com
Z80 Microprocessors Z80 CPU UM008006-0714 Copyright 2014 Zilog, Inc. All rights reserved. www.zilog.com ii Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS. LIFE SUPPORT POLICY ZILOG S PRODUCTS
More informationCentral Processing Unit
Chapter 4 Central Processing Unit 1. CPU organization and operation flowchart 1.1. General concepts The primary function of the Central Processing Unit is to execute sequences of instructions representing
More information8085 INSTRUCTION SET
DATA TRANSFER INSTRUCTIONS Opcode Operand Description 8085 INSTRUCTION SET INSTRUCTION DETAILS Copy from source to destination OV Rd, Rs This instruction copies the contents of the source, Rs register
More informationW25Q80, W25Q16, W25Q32 8M-BIT, 16M-BIT AND 32M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
8M-BIT, 16M-BIT AND 32M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI - 1 - Preliminary - Revision B Table of Contents 1. GENERAL DESCRIPTION... 5 2. FEATURES... 5 3. PIN CONFIGURATION SOIC 208-MIL...
More informationChapter 02: Computer Organization. Lesson 04: Functional units and components in a computer organization Part 3 Bus Structures
Chapter 02: Computer Organization Lesson 04: Functional units and components in a computer organization Part 3 Bus Structures Objective: Understand the IO Subsystem and Understand Bus Structures Understand
More informationComputer Performance. Topic 3. Contents. Prerequisite knowledge Before studying this topic you should be able to:
55 Topic 3 Computer Performance Contents 3.1 Introduction...................................... 56 3.2 Measuring performance............................... 56 3.2.1 Clock Speed.................................
More informationChapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language
Chapter 4 Register Transfer and Microoperations Section 4.1 Register Transfer Language Digital systems are composed of modules that are constructed from digital components, such as registers, decoders,
More informationA N. O N Output/Input-output connection
Memory Types Two basic types: ROM: Read-only memory RAM: Read-Write memory Four commonly used memories: ROM Flash, EEPROM Static RAM (SRAM) Dynamic RAM (DRAM), SDRAM, RAMBUS, DDR RAM Generic pin configuration:
More informationA3 Computer Architecture
A3 Computer Architecture Engineering Science 3rd year A3 Lectures Prof David Murray david.murray@eng.ox.ac.uk www.robots.ox.ac.uk/ dwm/courses/3co Michaelmas 2000 1 / 1 6. Stacks, Subroutines, and Memory
More informationNTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
More informationComputer Architecture Lecture 2: Instruction Set Principles (Appendix A) Chih Wei Liu 劉 志 尉 National Chiao Tung University cwliu@twins.ee.nctu.edu.
Computer Architecture Lecture 2: Instruction Set Principles (Appendix A) Chih Wei Liu 劉 志 尉 National Chiao Tung University cwliu@twins.ee.nctu.edu.tw Review Computers in mid 50 s Hardware was expensive
More informationFlash Microcontroller. Memory Organization. Memory Organization
The information presented in this chapter is collected from the Microcontroller Architectural Overview, AT89C51, AT89LV51, AT89C52, AT89LV52, AT89C2051, and AT89C1051 data sheets of this book. The material
More informationDesign of a High Speed Communications Link Using Field Programmable Gate Arrays
Customer-Authored Application Note AC103 Design of a High Speed Communications Link Using Field Programmable Gate Arrays Amy Lovelace, Technical Staff Engineer Alcatel Network Systems Introduction A communication
More informationBuilding a computer. Electronic Numerical Integrator and Computer (ENIAC)
Building a computer Electronic Numerical Integrator and Computer (ENIAC) CSCI 255: Introduc/on to Embedded Systems Keith Vertanen Copyright 2011 Layers of abstrac
More informationLecture-3 MEMORY: Development of Memory:
Lecture-3 MEMORY: It is a storage device. It stores program data and the results. There are two kind of memories; semiconductor memories & magnetic memories. Semiconductor memories are faster, smaller,
More informationChapter 13. PIC Family Microcontroller
Chapter 13 PIC Family Microcontroller Lesson 01 PIC Characteristics and Examples PIC microcontroller characteristics Power-on reset Brown out reset Simplified instruction set High speed execution Up to
More informationA s we saw in Chapter 4, a CPU contains three main sections: the register section,
6 CPU Design A s we saw in Chapter 4, a CPU contains three main sections: the register section, the arithmetic/logic unit (ALU), and the control unit. These sections work together to perform the sequences
More informationETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies
ETEC 2301 Programmable Logic Devices Chapter 10 Counters Shawnee State University Department of Industrial and Engineering Technologies Copyright 2007 by Janna B. Gallaher Asynchronous Counter Operation
More informationMemory Basics. SRAM/DRAM Basics
Memory Basics RAM: Random Access Memory historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities ROM: Read Only Memory no capabilities for
More informationComputer Organization & Architecture Lecture #19
Computer Organization & Architecture Lecture #19 Input/Output The computer system s I/O architecture is its interface to the outside world. This architecture is designed to provide a systematic means of
More informationLABORATORY MANUAL EE0310 MICROPROCESSOR & MICROCONTROLLER LAB
LABORATORY MANUAL EE0310 MICROPROCESSOR & MICROCONTROLLER LAB DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING FACULTY OF ENGINEERING & TECHNOLOGY SRM UNIVERSITY, Kattankulathur 603 203 1 LIST OF EXEPRIMENTS
More informationCOMPUTERS ORGANIZATION 2ND YEAR COMPUTE SCIENCE MANAGEMENT ENGINEERING UNIT 5 INPUT/OUTPUT UNIT JOSÉ GARCÍA RODRÍGUEZ JOSÉ ANTONIO SERRA PÉREZ
COMPUTERS ORGANIZATION 2ND YEAR COMPUTE SCIENCE MANAGEMENT ENGINEERING UNIT 5 INPUT/OUTPUT UNIT JOSÉ GARCÍA RODRÍGUEZ JOSÉ ANTONIO SERRA PÉREZ Tema 5. Unidad de E/S 1 I/O Unit Index Introduction. I/O Problem
More informationUNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC180B Lab 7: MISP Processor Design Spring 1995
UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering EEC180B Lab 7: MISP Processor Design Spring 1995 Objective: In this lab, you will complete the design of the MISP processor,
More informationDS1621 Digital Thermometer and Thermostat
Digital Thermometer and Thermostat www.dalsemi.com FEATURES Temperature measurements require no external components Measures temperatures from 55 C to +125 C in 0.5 C increments. Fahrenheit equivalent
More informationADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-12: ARM
ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-12: ARM 1 The ARM architecture processors popular in Mobile phone systems 2 ARM Features ARM has 32-bit architecture but supports 16 bit
More informationHow It All Works. Other M68000 Updates. Basic Control Signals. Basic Control Signals
CPU Architectures Motorola 68000 Several CPU architectures exist currently: Motorola Intel AMD (Advanced Micro Devices) PowerPC Pick one to study; others will be variations on this. Arbitrary pick: Motorola
More informationCellphone Based Device Control With Voice Acknowledgement
Cellphone Based Device Control With Voice Acknowledgement Avigyan Datta Gupta 1, Sayan Samanta 2, Avishek Acharjee 3 1,2 Future Institute of Engineering and Management, Kolkata-700150 3 Techno India, Kolkata-700150
More informationMicrocomputer Components SAB 80515/SAB 80C515 8-Bit Single-Chip Microcontroller Family
Microcomputer Components SAB 80515/SAB 80C515 8-Bit Single-Chip Microcontroller Family User's Manual 08.95 SAB 80515 / SAB 80C515 Family Revision History: 8.95 Previous Releases: 12.90/10.92 Page Subjects
More informationEXERCISES OF FUNDAMENTALS OF COMPUTER TECHNOLOGY UNIT 5. MEMORY SYSTEM
EXERCISES OF FUNDAMENTALS OF COMPUTER TECHNOLOGY UNIT 5. MEMORY SYSTEM Unit 5. Memory System 2 / 6 Most of the exercises in this units deal with installing memory chips in a computer to increase its capacity,
More information8051 MICROCONTROLLER COURSE
8051 MICROCONTROLLER COURSE Objective: 1. Familiarization with different types of Microcontroller 2. To know 8051 microcontroller in detail 3. Programming and Interfacing 8051 microcontroller Prerequisites:
More informationLCM NHD-12032BZ-FSW-GBW. User s Guide. (Liquid Crystal Display Graphic Module) RoHS Compliant. For product support, contact
User s Guide -FSW-GBW LCM (Liquid Crystal Display Graphic Module) RoHS Compliant NHD- 12032- BZ- F - SW- G- B- W- Newhaven Display 120 x 32 pixels Version Line Transflective Side White LED B/L STN- Gray
More informationHD61202U. (Dot Matrix Liquid Crystal GraphicDisplay Column Driver)
HD622U (Dot Matrix Liquid Crystal GraphicDisplay Column Driver) Description HD622U is a column (segment) driver for dot matrix liquid crystal graphic display systems. It stores the display data transferred
More informationOverview. CISC Developments. RISC Designs. CISC Designs. VAX: Addressing Modes. Digital VAX
Overview CISC Developments Over Twenty Years Classic CISC design: Digital VAX VAXÕs RISC successor: PRISM/Alpha IntelÕs ubiquitous 80x86 architecture Ð 8086 through the Pentium Pro (P6) RJS 2/3/97 Philosophy
More informationDS1721 2-Wire Digital Thermometer and Thermostat
www.dalsemi.com FEATURES Temperature measurements require no external components with ±1 C accuracy Measures temperatures from -55 C to +125 C; Fahrenheit equivalent is -67 F to +257 F Temperature resolution
More informationConstruction and Application of a Computer Based Interface Card
Session 4 Construction and Application of a Computer Based Interface Card Michael Combs Telescope Operations Engineer m.combs@morehead-st.edu Morehead State University Morehead, Kentucky Ahmad Zargari,
More informationComputer Systems Design and Architecture by V. Heuring and H. Jordan
1-1 Chapter 1 - The General Purpose Machine Computer Systems Design and Architecture Vincent P. Heuring and Harry F. Jordan Department of Electrical and Computer Engineering University of Colorado - Boulder
More informationRevision Summary: This is the Initial release of this Application Note.
Guide for Adapting Application Note Intel DX4 Design for Revision Summary: This is the Initial release of this Application Note. IBM x6c Microprocessors Author D. K. Becker Introduction The IBM x6c microprocessor
More informationCS101 Lecture 26: Low Level Programming. John Magee 30 July 2013 Some material copyright Jones and Bartlett. Overview/Questions
CS101 Lecture 26: Low Level Programming John Magee 30 July 2013 Some material copyright Jones and Bartlett 1 Overview/Questions What did we do last time? How can we control the computer s circuits? How
More informationWe r e going to play Final (exam) Jeopardy! "Answers:" "Questions:" - 1 -
. (0 pts) We re going to play Final (exam) Jeopardy! Associate the following answers with the appropriate question. (You are given the "answers": Pick the "question" that goes best with each "answer".)
More informationThe x86 PC: Assembly Language, Design, and Interfacing 5 th Edition
Online Instructor s Manual to accompany The x86 PC: Assembly Language, Design, and Interfacing 5 th Edition Muhammad Ali Mazidi Janice Gillispie Mazidi Danny Causey Prentice Hall Boston Columbus Indianapolis
More informationLecture 7: Machine-Level Programming I: Basics Mohamed Zahran (aka Z) mzahran@cs.nyu.edu http://www.mzahran.com
CSCI-UA.0201-003 Computer Systems Organization Lecture 7: Machine-Level Programming I: Basics Mohamed Zahran (aka Z) mzahran@cs.nyu.edu http://www.mzahran.com Some slides adapted (and slightly modified)
More informationComputer Architecture
Computer Architecture Random Access Memory Technologies 2015. április 2. Budapest Gábor Horváth associate professor BUTE Dept. Of Networked Systems and Services ghorvath@hit.bme.hu 2 Storing data Possible
More informationChapter 1 Computer System Overview
Operating Systems: Internals and Design Principles Chapter 1 Computer System Overview Eighth Edition By William Stallings Operating System Exploits the hardware resources of one or more processors Provides
More informationFlash Microcontroller. Architectural Overview. Features. Block Diagram. Figure 1. Block Diagram of the AT89C core
Features 8-Bit CPU Optimized for Control Applications Extensive Boolean Processing Capabilities (Single-Bit Logic) On-Chip Flash Program Memory On-Chip Data RAM Bidirectional and Individually Addressable
More informationApplication Note 132. Introduction. Voice Video and Data Communications using a 2-Port Switch and Generic Bus Interface KSZ8842-16MQL/MVL
Application Note 132 Voice Video and Data Communications using a 2-Port Switch and Generic Bus Interface KSZ42-16MQL/MVL Introduction The IP-Telephony market is booming, due to the ease of use of the technology
More informationHandout 17. by Dr Sheikh Sharif Iqbal. Memory Unit and Read Only Memories
Handout 17 by Dr Sheikh Sharif Iqbal Memory Unit and Read Only Memories Objective: - To discuss different types of memories used in 80x86 systems for storing digital information. - To learn the electronic
More informationMemory Elements. Combinational logic cannot remember
Memory Elements Combinational logic cannot remember Output logic values are function of inputs only Feedback is needed to be able to remember a logic value Memory elements are needed in most digital logic
More informationCPU Organization and Assembly Language
COS 140 Foundations of Computer Science School of Computing and Information Science University of Maine October 2, 2015 Outline 1 2 3 4 5 6 7 8 Homework and announcements Reading: Chapter 12 Homework:
More information1 Gbit, 2 Gbit, 4 Gbit, 3 V SLC NAND Flash For Embedded
1 Gbit, 2 Gbit, 4 Gbit, 3 V SLC NAND Flash For Embedded Distinctive Characteristics Density 1 Gbit / 2 Gbit / 4 Gbit Architecture Input / Output Bus Width: 8-bits / 16-bits Page Size: x8 = 2112 (2048 +
More informationObjectives. Units of Memory Capacity. CMPE328 Microprocessors (Spring 2007-08) Memory and I/O address Decoders. By Dr.
CMPE328 Microprocessors (Spring 27-8) Memory and I/O address ecoders By r. Mehmet Bodur You will be able to: Objectives efine the capacity, organization and types of the semiconductor memory devices Calculate
More informationModeling Sequential Elements with Verilog. Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw. Sequential Circuit
Modeling Sequential Elements with Verilog Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw 4-1 Sequential Circuit Outputs are functions of inputs and present states of storage elements
More information8031AH 8051AH 8032AH 8052AH NMOS SINGLE-CHIP 8-BIT MICROCONTROLLERS
8031AH 8051AH 8032AH 8052AH MCS 51 NMOS SINGLE-CHIP 8-BIT MICROCONTROLLERS Automotive High Performance HMOS Process Internal Timers Event Counters 2-Level Interrupt Priority Structure 32 I O Lines (Four
More informationCSC 2405: Computer Systems II
CSC 2405: Computer Systems II Spring 2013 (TR 8:30-9:45 in G86) Mirela Damian http://www.csc.villanova.edu/~mdamian/csc2405/ Introductions Mirela Damian Room 167A in the Mendel Science Building mirela.damian@villanova.edu
More informationComputer Organization. and Instruction Execution. August 22
Computer Organization and Instruction Execution August 22 CSC201 Section 002 Fall, 2000 The Main Parts of a Computer CSC201 Section Copyright 2000, Douglas Reeves 2 I/O and Storage Devices (lots of devices,
More informationOpenSPARC T1 Processor
OpenSPARC T1 Processor The OpenSPARC T1 processor is the first chip multiprocessor that fully implements the Sun Throughput Computing Initiative. Each of the eight SPARC processor cores has full hardware
More informationLogical Operations. Control Unit. Contents. Arithmetic Operations. Objectives. The Central Processing Unit: Arithmetic / Logic Unit.
Objectives The Central Processing Unit: What Goes on Inside the Computer Chapter 4 Identify the components of the central processing unit and how they work together and interact with memory Describe how
More informationDS1621 Digital Thermometer and Thermostat
www.maxim-ic.com FEATURES Temperature measurements require no external components Measures temperatures from -55 C to +125 C in 0.5 C increments. Fahrenheit equivalent is -67 F to 257 F in 0.9 F increments
More informationReal-Time Clock. * Real-Time Computing, edited by Duncan A. Mellichamp, Van Nostrand Reinhold
REAL-TIME CLOCK Real-Time Clock The device is not a clock! It does not tell time! It has nothing to do with actual or real-time! The Real-Time Clock is no more than an interval timer connected to the computer
More informationSerial Communications
Serial Communications 1 Serial Communication Introduction Serial communication buses Asynchronous and synchronous communication UART block diagram UART clock requirements Programming the UARTs Operation
More informationChapter 4 Lecture 5 The Microarchitecture Level Integer JAVA Virtual Machine
Chapter 4 Lecture 5 The Microarchitecture Level Integer JAVA Virtual Machine This is a limited version of a hardware implementation to execute the JAVA programming language. 1 of 23 Structured Computer
More informationModbus RTU Communications RX/WX and MRX/MWX
15 Modbus RTU Communications RX/WX and MRX/MWX In This Chapter.... Network Slave Operation Network Master Operation: RX / WX Network Master Operation: DL06 MRX / MWX 5 2 D0 Modbus Network Slave Operation
More informationSD Specifications Part A2 SD Host Controller Simplified Specification
SD Specifications Part A2 SD Host Controller Simplified Specification Version 2.00 February 8, 2007 Technical Committee SD Association Revision History Date Version Changes compared to previous issue April
More informationSummary of the MARIE Assembly Language
Supplement for Assignment # (sections.8 -. of the textbook) Summary of the MARIE Assembly Language Type of Instructions Arithmetic Data Transfer I/O Branch Subroutine call and return Mnemonic ADD X SUBT
More informationCOMPUTER HARDWARE. Input- Output and Communication Memory Systems
COMPUTER HARDWARE Input- Output and Communication Memory Systems Computer I/O I/O devices commonly found in Computer systems Keyboards Displays Printers Magnetic Drives Compact disk read only memory (CD-ROM)
More information================================================================
==== ==== ================================================================ DR 6502 AER 201S Engineering Design 6502 Execution Simulator ================================================================
More informationInstruction Set Architecture. or How to talk to computers if you aren t in Star Trek
Instruction Set Architecture or How to talk to computers if you aren t in Star Trek The Instruction Set Architecture Application Compiler Instr. Set Proc. Operating System I/O system Instruction Set Architecture
More information