MAX481/MAX483/MAX485/ MAX487 MAX491/MAX1487 Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers

Similar documents
Selection Table RECEIVER/ DRIVER ENABLE LOW-POWER SHUTDOWN. Yes Yes No Yes No No No No No. Yes Yes Yes Yes No Yes No Yes Yes

Data Sheet April 28, Features TABLE 1. SUMMARY OF FEATURES. DATA RATE (Mbps) ISL4489E Full Yes Yes Yes

3.3 V, ±15 kv ESD-Protected, Half- and Full-Duplex, RS-485/RS-422 Transceivers

LTC1487 Ultra-Low Power RS485 with Low EMI, Shutdown and High Input Impedance DESCRIPTIO

5 V Low Power EIA RS-485 Transceiver ADM1485

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

Order code Temperature range Package Packaging

V CC TOP VIEW. f SSO = 20MHz to 134MHz (DITHERED)

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

High-Speed, Low-Power, 3V/5V, Rail-to-Rail, Single-Supply Comparators MAX941/MAX942/ MAX944. General Description. Features. Ordering Information

MAX14760/MAX14762/MAX14764 Above- and Below-the-Rails Low-Leakage Analog Switches

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

CD4013BC Dual D-Type Flip-Flop

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

Improved, 16-Channel/Dual 8-Channel, CMOS Analog Multiplexers

DS1220Y 16k Nonvolatile SRAM

AN-960 APPLICATION NOTE

MAX14759/MAX14761/MAX14763 Above- and Below-the-Rails Low On-Resistance Analog Switches

Obsolete Product(s) - Obsolete Product(s)

DM74LS151 1-of-8 Line Data Selector/Multiplexer

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

SP490/491 Full Duplex RS-485 Transceivers


74F74 Dual D-Type Positive Edge-Triggered Flip-Flop

+5 V Powered RS-232/RS-422 Transceiver AD7306

Microprocessor Supervisory Circuits

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

74AC191 Up/Down Counter with Preset and Ripple Clock

Quad 2-input NAND Schmitt trigger

The 74LVC1G11 provides a single 3-input AND gate.

MM74HC14 Hex Inverting Schmitt Trigger

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

MM74C74 Dual D-Type Flip-Flop

DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers

74HC374. Octal 3 State Non Inverting D Flip Flop. High Performance Silicon Gate CMOS

74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs

HCF4070B QUAD EXCLUSIVE OR GATE

MC14175B/D. Quad Type D Flip-Flop

MC14008B. 4-Bit Full Adder

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

CA723, CA723C. Voltage Regulators Adjustable from 2V to 37V at Output Currents Up to 150mA without External Pass Transistors. Features.

54157 DM54157 DM74157 Quad 2-Line to 1-Line Data Selectors Multiplexers

74HCU General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

Isolated RS485 Interface. Features

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators. Functional Schematic. Features. Description. Pin Configuration 2

MC10SX1190. Fibre Channel Coaxial Cable Driver and Loop Resiliency Circuit

Low-power configurable multiple function gate

The 74LVC1G04 provides one inverting buffer.

MADR TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.

INTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook.

Low-Cost, Micropower, SC70/SOT23-8, Microphone Preamplifiers with Complete Shutdown

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

1-of-4 decoder/demultiplexer

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

DM74157 Quad 2-Line to 1-Line Data Selectors/Multiplexers

3-to-8 line decoder, demultiplexer with address latches

Quad 2-Line to 1-Line Data Selectors Multiplexers

ICL V Powered, Dual RS-232 Transmitter/Receiver. Description. Features. Ordering Information. Applications. Functional Diagram.

Triple single-pole double-throw analog switch

PIN CONFIGURATION FEATURES ORDERING INFORMATION ABSOLUTE MAXIMUM RATINGS. D, F, N Packages

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

Hex buffer with open-drain outputs

DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

HCF4081B QUAD 2 INPUT AND GATE

TL074 TL074A - TL074B

HCF4056B BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION

High-Speed, 5 V, 0.1 F CMOS RS-232 Driver/Receivers ADM202/ADM203

ABRIDGED DATA SHEET EVALUATION KIT AVAILABLE


5485 DM5485 DM Bit Magnitude Comparators

Spread-Spectrum Crystal Multiplier DS1080L. Features

CD4013BC Dual D-Type Flip-Flop

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

74HC32; 74HCT General description. 2. Features and benefits. Quad 2-input OR gate

DS1220Y 16k Nonvolatile SRAM

74HC595; 74HCT General description. 2. Features and benefits. 3. Applications

74LVC1G General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger

Bus buffer/line driver; 3-state

Real Time Clock Module with I2C Bus

. MEDIUM SPEED OPERATION - 8MHz . MULTI-PACKAGE PARALLEL CLOCKING FOR HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

74F168*, 74F169 4-bit up/down binary synchronous counter

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

Cold-Junction-Compensated K-Thermocoupleto-Digital Converter (0 C to C)

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

Push-Pull FET Driver with Integrated Oscillator and Clock Output

3000W Single Output Power Supply

3000W Single Output Power Supply

DM74121 One-Shot with Clear and Complementary Outputs

HCF4010B HEX BUFFER/CONVERTER (NON INVERTING)

HCC/HCF4032B HCC/HCF4038B

Transcription:

MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers General escription The MX48, MX483, MX48, MX487 MX49, and MX487 are low-power traceivers for S-48 and S- 4 communication. Each part contai one driver and one receiver. The MX483, MX487, MX488, and MX489 feature reduced slew-rate drivers that minimize EMI and reduce reflectio caused by improperly terminated cables, thus allowing error-free data tramission up to kbps. The driver slew rates of the MX48, MX48, MX49, MX49, and MX487 are not limited, allowing them to tramit up to.mbps. These traceivers draw between µ and µ of supply current when unloaded or fully loaded with disabled drivers. dditionally, the MX48, MX483, and MX487 have a low-current shutdown mode in which they coume only.µ. ll parts operate from a single supply. rivers are short-circuit current limited and are protected agait excessive power dissipation by thermal shutdown circuitry that places the driver outputs into a high-impedance state. The receiver input has a fail-safe feature that guarantees a logic-high output if the input is open circuit. The MX487 and MX487 feature quarter-unit-load receiver input impedance, allowing up to 8 MX487/ MX487 traceivers on the bus. Full-duplex communicatio are obtained using the MX488 MX49, while the MX48, MX483, MX48, MX487, and MX487 are designed for half-duplex applicatio. pplicatio Low-Power S-48 Traceivers Low-Power S-4 Traceivers Level Tralators Traceivers for EMI-Seitive pplicatio Industrial-Control Local rea Networks Next Generation evice Features For Fault-Tolerant pplicatio MX343: ±8 Fault-Protected, Fail-Safe, /4 Unit Load, +3.3, S-48 Traceiver MX344E MX3444E: ±k ES-Protected, ±6 Fault-Protected, Mbps, Fail-Safe, S-48/J78 Traceivers For Space-Cotrained pplicatio MX346 MX3464: +, Fail-Safe, Mbps, Profibus S-48/S-4 Traceivers MX336: +3.3, High-Speed, S-48/S-4 Traceiver in a SOT3 Package MX38E MX384E: ±k ES-Protected, Mbps, +3 to +., SOT3, S-48/S-4, True Fail-Safe eceivers MX393/MX394/MX39: Mbps, +3.3, SOT3, S-48/S-4 Tramitters For Multiple Traceiver pplicatio MX33E MX333E: ±k ES-Protected, +3.3, Quad S-4 Tramitters For Fail-Safe pplicatio MX38 MX389: Fail-Safe, High-Speed (Mbps), Slew-ate-Limited S-48/S-4 Traceivers For Low-oltage pplicatio MX3483E/MX348E/MX3486E/MX3488E/ MX349E/MX349E: +3.3 Powered, ±k ES-Protected, Mbps, Slew-ate-Limited, True S-48/S-4 Traceivers Ordering Information appears at end of data sheet. Selection Table PT NUME HLF/FULL UPLEX T TE (Mbps) SLEW-TE LIMITE LOW- POWE SHUTOWN ECEIE/ IE ENLE QUIESCENT CUENT (μ) NUME OF ECEIES ON US MX48 Half. No es es 3 3 8 MX483 Half. es es es 3 8 MX48 Half. No No es 3 3 8 MX487 Half. es es es 8 8 MX488 Full. es No No 3 8 MX489 Full. es No es 3 4 MX49 Full. No No No 3 3 8 MX49 Full. No No es 3 3 4 MX487 Half. No No es 3 8 8 PIN COUNT For pricing, delivery, and ordering information, please contact Maxim irect at -888-69-464, or visit Maxim Integrated s website at www.maximintegrated.com. 9-; ev ; 9/4

MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers SOLUTE MXIMUM TINGS Supply oltage ( )... Control Input oltage (E, E)...-. to ( +.) river Input oltage ()...-. to ( +.) river Output oltage (, )...-8 to +. eceiver Input oltage (, )...-8 to +. eceiver Output oltage ()...-. to ( +.) Continuous Power issipation (T = +7 C) 8-Pin Plastic P (derate 9.9mW/ C above +7 C)...77mW 4-Pin Plastic P (derate.mw/ C above +7 C)..8mW 8-Pin SO (derate.88mw/ C above +7 C)...47mW C ELECTICL CHCTEISTICS ( = ±%, T = T MIN to T MX, unless otherwise noted.) (Notes, ) 4-Pin SO (derate 8.33mW/ C above +7 C)...667mW 8-Pin µmx (derate 4.mW/ C above +7 C)...83mW 8-Pin CEP (derate 8.mW/ C above +7 C)...64mW 4-Pin CEP (derate 9.9mW/ C above +7 C)...77mW Operating Temperature anges MX4 C /MX487C_... MX4 E /MX487E_...-4 C to +8 C MX4 M_/MX487MJ...- C to + C Storage Temperature ange...-6 C to +6 C Lead Temperature (soldering, sec)...+3 C Stresses beyond those listed under bsolute Maximum atings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditio beyond those indicated in the operational sectio of the specificatio is not implied. Exposure to absolute maximum rating conditio for extended periods may affect device reliability. PMETE SMOL CONTIONS MIN TP MX UNITS ifferential river Output (no load) O ifferential river Output (with load) O = Ω (S-4) = 7Ω (S-48), Figure 4. Change in Magnitude of river ifferential Output oltage for Complementary Output States Δ O = 7Ω or Ω, Figure 4. river Common-Mode Output oltage OC = 7Ω or Ω, Figure 4 3 Change in Magnitude of river Common-Mode Output oltage for Complementary Output States Δ O = 7Ω or Ω, Figure 4. Input High oltage IH E,, E. Input Low oltage IL E,, E.8 Input Current I IN E,, E ± µ Input Current (, ) I IN E = ; = or., all devices except MX487/MX487 MX487/MX487, E =, = or. IN = IN = -7 IN = IN = -7. -.8. -. m m eceiver ifferential Threshold oltage TH -7 CM -.. eceiver Input Hysteresis Δ TH CM = 7 m eceiver Output High oltage OH I O = -4m, I = m 3. eceiver Output Low oltage OL I O = 4m, I = -m.4 Three-State (high impedance) Output Current at eceiver I O.4 O.4 ± µ eceiver Input esistance IN -7 CM, all devices except MX487/MX487 kω -7 CM, MX487/MX487 48 kω Maxim Integrated

C ELECTICL CHCTEISTICS (continued) ( = ±%, T = T MIN to T MX, unless otherwise noted.) (Notes, ) MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers PMETE SMOL CONTIONS MIN TP MX UNITS MX488/MX489, E,, E = or MX49/MX49, E,, E = or 3 No-Load Supply Current (Note 3) Supply Current in Shutdown river Short-Circuit Current, O = High I CC I SHN I OS MX48/MX48, E = 9 E = or E = 3 MX487, E = or E = E = 3 3 4 MX483 3 6 MX483/MX487, E = MX487 4 E = or E = MX48/483/487, E =, E =. -7 O (Note 4) 3 µ µ m river Short-Circuit Current, O = Low I OS -7 O (Note 4) 3 m eceiver Short-Circuit Current I OS O 7 9 m SWITCHING CHCTEISTICS MX48/MX48, MX49/MX49, MX487 ( = ±%, T = T MIN to T MX, unless otherwise noted.) (Notes, ) PMETE river Input to Output river Output Skew to Output river ise or Fall Time river Enable to Output High river Enable to Output Low river isable Time from Low river isable Time from High eceiver Input to Output t PLH - t PHL ifferential eceiver Skew eceiver Enable to Output Low eceiver Enable to Output High eceiver isable Time from Low eceiver isable Time from High Maximum ata ate Time to Shutdown SMOL CONTIONS MIN TP MX UNITS t PLH Figures 6 and 8, FF = 4Ω, 3 6 t PHL C L = C L = pf 3 6 t SKEW Figures 6 and 8, FF = 4Ω, C L = C L = pf Figures 6 and 8, MX48, MX48, MX487 3 4 t, t F FF = 4Ω, MX49C/E, MX49C/E C L = C L = pf MX49M, MX49M 3 4 t H Figures 7 and 9, C L = pf, S closed 4 7 t L Figures 7 and 9, C L = pf, S closed 4 7 t L Figures 7 and 9, C L = pf, S closed 4 7 t H Figures 7 and 9, C L = pf, S closed 4 7 Figures 6 and, MX48, MX48, MX487 9 t PLH, t PHL FF = 4Ω, MX49C/E, MX49C/E 9 C L = C L = pf MX49M, MX49M 9 t SK Figures 6 and, FF = 4Ω, C L = C L = pf 3 t L Figures and, C L = pf, S closed t H Figures and, C L = pf, S closed t L Figures and, C L = pf, S closed t H Figures and, C L = pf, S closed f MX. Mbps t SHN MX48 (Note ) 6 Maxim Integrated 3

MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers SWITCHING CHCTEISTICS MX48/MX48, MX49/MX49, MX487 (continued) ( = ±%, T = T MIN to T MX, unless otherwise noted.) (Notes, ) PMETE SMOL CONTIONS MIN TP MX UNITS river Enable from Shutdown to Output High (MX48) t H(SHN) Figures 7 and 9, C L = pf, S closed 4 river Enable from Shutdown to Output Low (MX48) t L(SHN) Figures 7 and 9, C L = pf, S closed 4 eceiver Enable from Shutdown to Output High (MX48) t H(SHN) Figures and, C L = pf, S closed, - = 3 eceiver Enable from Shutdown to Output Low (MX48) t L(SHN) Figures and, C L = pf, S closed, - = 3 SWITCHING CHCTEISTICS MX483, MX487/MX488/MX489 ( = ±%, T = T MIN to T MX, unless otherwise noted.) (Notes, ) PMETE SMOL CONTIONS MIN TP MX UNITS river Input to Output t PLH Figures 6 and 8, FF = 4Ω, t PHL C L = C L = pf 8 8 river Output Skew to Output t SKEW Figures 6 and 8, FF = 4Ω, C L = C L = pf 8 river ise or Fall Time t, t F Figures 6 and 8, FF = 4Ω, C L = C L = pf river Enable to Output High t H Figures 7 and 9, C L = pf, S closed river Enable to Output Low t L Figures 7 and 9, C L = pf, S closed river isable Time from Low t L Figures 7 and 9, C L = pf, S closed 3 3 river isable Time from High t H Figures 7 and 9, C L = pf, S closed 3 3 eceiver Input to Output t PLH t PHL Figures 6 and, FF = 4Ω, C L = C L = pf I t PLH - t PHL I ifferential eceiver Skew t SK Figures 6 and, FF = 4Ω, C L = C L = pf eceiver Enable to Output Low t L Figures and, C L = pf, S closed eceiver Enable to Output High t H Figures and, C L = pf, S closed eceiver isable Time from Low t L Figures and, C L = pf, S closed eceiver isable Time from High t H Figures and, C L = pf, S closed Maximum ata ate f MX t PLH, t PHL < % of data period kbps Time to Shutdown t SHN MX483/MX487 (Note ) 6 river Enable from Shutdown to Output High t H(SHN) MX483/MX487, Figures 7 and 9, C L = pf, S closed river Enable from Shutdown to Output Low t L(SHN) MX483/MX487, Figures 7 and 9, C L = pf, S closed eceiver Enable from Shutdown to Output High t H(SHN) MX483/MX487, Figures and, C L = pf, S closed eceiver Enable from Shutdown to Output Low t L(SHN) MX483/MX487, Figures and, C L = pf, S closed 4 Maxim Integrated

MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers NOTES FO ELECTICL/SWITCHING CHCTEISTICS Note : ll currents into device pi are positive; all currents out of device pi are negative. ll voltages are referenced to device ground unless otherwise specified. Note : ll typical specificatio are given for = and T = + C. Note 3: Supply current specification is valid for loaded tramitters when E =. Note 4: pplies to peak current. See Typical Operating Characteristics. Note : The MX48/MX483/MX487 are put into shutdown by bringing E high and E low. If the inputs are in this state for less than, the parts are guaranteed not to enter shutdown. If the inputs are in this state for at least 6, the parts are guaranteed to have entered shutdown. See Low-Power Shutdown Mode (MX48/MX483/MX487) section. Typical Operating Characteristics ( =, T = + C, unless otherwise noted.) OUTPUT CUENT (m) OUTPUT LOW OLTGE () 4 4 3 3.9.8.7.6..4.3.. OUTPUT CUENT vs. ECEIE OUTPUT LOW OLTGE..... OUTPUT LOW OLTGE () ECEIE OUTPUT LOW OLTGE vs. TEMPETUE - - 7 TEMPETUE ( C) I = 8m MX48- MX48-4 OUTPUT CUENT (m) OUTPUT CUENT (m) - -8-6 -4 - - -8-6 -4 - OUTPUT CUENT vs. ECEIE OUTPUT HIGH OLTGE... 3. 3. 4. 4.. 9 8 7 6 4 3 OUTPUT HIGH OLTGE () IE OUTPUT CUENT vs. FFEENTIL OUTPUT OLTGE..... 3. 3. 4. 4. FFEENTIL OUTPUT OLTGE () MX48- MX48- OUTPUT HIGH OLTGE () FFEENTIL OUTPUT OLTGE () 4.8 4.6 4.4 4. 4. 3.8 3.6 3.4 3. ECEIE OUTPUT HIGH OLTGE vs. TEMPETUE 3. - - 7.4.3....9.8.7.6 TEMPETUE ( C) I = 8m MX48-3 IE FFEENTIL OUTPUT OLTGE vs. TEMPETUE. - - 7 TEMPETUE ( C) = 4Ω MX48-6 MX48/MX483/MX48/MX487 MX49/MX487 Maxim Integrated

MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers MX48/MX483/MX48/MX487 MX49/MX487 Typical Operating Characteristics (continued) ( =, T = + C, unless otherwise noted.) OUTPUT CUENT (m) OUTPUT CUENT vs. IE OUTPUT LOW OLTGE 4-8 6 4 4 6 8 OUTPUT LOW OLTGE () SUPPL CUENT (μ) 6 4 3 MX48-7 OUTPUT CUENT (m) - -8-6 -4 - MX483/MX487 MX489 SUPPL CUENT vs. TEMPETUE MX483; E =, E = X MX487; E =, E = X MX483/MX487; E = E =, MX488/MX489; E = E = X MX483/MX487; E =, E = - - 7 TEMPETUE ( C) OUTPUT CUENT vs. IE OUTPUT HIGH OLTGE -7-6 - -4-3 - - 3 4 OUTPUT HIGH OLTGE () MX48- SUPPL CUENT (μ) 6 4 3 MX48-8 SUPPL CUENT (μ) 6 4 3 MX487 SUPPL CUENT vs. TEMPETUE MX487; E =, E = X MX487; E =, E = X MX48/MX48/MX49/MX49 SUPPL CUENT vs. TEMPETUE MX48/MX48; E =, E = X MX48; E =, E = X, MX48; E = E = MX49/MX49; E = E = X MX48; E =, E = - - 7 TEMPETUE ( C) -6-4 - 4 6 8 4 TEMPETUE ( C) MX48-3 MX48-6 Maxim Integrated

MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers Pin escription MX48/MX483/ MX48/MX487/ MX487 P/SO µmx PIN P/SO MX488/ MX49 µmx MX489/ MX49 P/SO 4 3 NME NME 3 4 E FUNCTION FUNCTION eceiver Output: If > by m, will be high; If < by m, will be low. eceiver Output Enable. is enabled when E is low; is high impedance when E is high. 3 4 E river Output Enable. The driver outputs, and, are enabled by bringing E high. They are high impedance when E is low. If the driver outputs are enabled, the parts function as line drivers. While they are high impedance, they function as line receivers if E is low. 4 6 3 7 4 6 6, 7 GN Ground 7 9 Noninverting river Output 6 8 Inverting river Output 6 8 Noninverting eceiver Input and Noninverting river Output 8 Noninverting eceiver Input 7 Inverting eceiver Input and Inverting river Output 7 Inverting eceiver Input river Input. low on forces output low and output high. Similarly, a high on forces output high and output low. 8 3 4 Positive Supply: 4.7., 8, 3 N.C. No Connect not internally connected TOP IEW E E E 3 4 3 4 P/SO MX48 MX483 MX48 MX487 MX487 μmx 8 7 6 8 7 6 GN GN E E E 3 4 8 7 t 6 GN MX48 MX483 MX48 MX487 MX487 NOTE: PIN LELS N ON TIMING, TEST, N WEFOM GMS EFE TO PINS N WHEN E IS HIGH. TPICL OPETING CICUIT SHOWN WITH P/SO PCKGE. t E E Figure. MX48/MX483/MX48/MX487/MX487 Pin Configuration and Typical Operating Circuit Maxim Integrated 7

MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers TOP IEW 8 7 MX488 MX49 GN 3 4 6 3 6 t 3 4 P/SO MX488 MX49 8 7 6 GN 4 GN 8 7 t GN μmx NOTE: TPICL OPETING CICUIT SHOWN WITH P/SO PCKGE. Figure. MX488/MX49 Pin Configuration and Typical Operating Circuit TOP IEW N.C. E E GN GN 3 4 6 7 4 3 9 8 N.C. N.C. NC, 8, 3 E 4 4 9 t MX489 MX49 t E P/SO 3 6, 7 E GN GN E Figure 3. MX489/MX49 Pin Configuration and Typical Operating Circuit pplicatio Information The MX48/MX483/MX48/MX487 MX49 and MX487 are low-power traceivers for S-48 and S- 4 communicatio. The MX48, MX48, MX49, MX49, and MX487 can tramit and receive at data rates up to.mbps, while the MX483, MX487, MX488, and MX489 are specified for data rates up to kbps. The MX488 MX49 are full-duplex traceivers while the MX48, MX483, MX48, MX487, and MX487 are half-duplex. In addition, river Enable (E) and eceiver Enable (E) pi are included on the MX48, MX483, MX48, MX487, MX489, MX49, and MX487. When disabled, the driver and receiver outputs are high impedance. MX487/MX487: 8 Traceivers on the us The 48kΩ, / 4 -unit-load receiver input impedance of the MX487 and MX487 allows up to 8 traceivers on a bus, compared to the -unit load (kω input impedance) of standard S-48 drivers (3 traceivers maximum). ny combination of MX487/ MX487 and other S-48 traceivers with a total of 3 unit loads or less can be put on the bus. The MX48/MX483/MX48 and MX488 MX49 have standard kω eceiver Input impedance. 8 Maxim Integrated

MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers Test Circuits O OC TEST POINT ECEIE OUTPUT C L pf kω S kω S Figure 4. river C Test Load Figure. eceiver Timing Test Load 3 E I C L FF C L E OUTPUT UNE TEST C L Ω S S Figure 6. river/eceiver Timing Test Circuit Figure 7. river Timing Test Load MX483/MX487/MX488/MX489: educed EMI and eflectio The MX483 and MX487 MX489 are slew-rate limited, minimizing EMI and reducing reflectio caused by improperly terminated cables. Figure shows the driver output waveform and its Fourier analysis of a khz signal tramitted by a MX48, MX48, MX49, MX49, or MX487. High-frequency harmonics with large amplitudes are evident. Figure 3 shows the same information displayed for a MX483, MX487, MX488, or MX489 tramitting under the same conditio. Figure 3 s high-frequency harmonics have much lower amplitudes, and the potential for EMI is significantly reduced. Maxim Integrated 9

MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers Switching Waveforms 3. t PLH t PHL. / O 3 E.. O, OL t L(SHN), t L t L.3 OUTPUT NOMLL LOW OL +. FF O - O / O t % FF = () - () 9% 9% t F %, OUTPUT NOMLL HIGH.3 t H(SHN), t H t H OH -. t SKEW = t PLH - t PHL Figure 8. river Propagation elays Figure 9. river Enable and isable Times (except MX488 and MX49) 3 E.. OH OL - I - I. t PHL INPUT OUTPUT t PLH. t L(SHN), t L t L. OUTPUT NOMLL LOW OUTPUT NOMLL HIGH OL +.. OH -. t H(SHN), t H t H Figure. eceiver Propagation elays Figure. eceiver Enable and isable Times (except MX488 and MX49) Function Tables (MX48/MX483/MX48/MX487/MX487) Table. Tramitting Table. eceiving INPUTS OUTPUTS INPUTS OUTPUT E E E E - X > +. X < -. X High- High- Inputs open X High-* High-* X High-* X = on t care High- = High impedance *Shutdown mode for MX48/MX483/MX487 X = on t care High- = High impedance *Shutdown mode for MX48/MX483/MX487 Maxim Integrated

MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers d/div d/div Hz khz/div MHz Hz khz/div MHz Figure. river Output Waveform and FFT Plot of MX48/ MX48/MX49/MX49/MX487 Tramitting a khz Signal Low-Power Shutdown Mode (MX48/MX483/MX487) low-power shutdown mode is initiated by bringing both E high and E low. The devices will not shut down unless both the driver and receiver are disabled. In shutdown, the devices typically draw only.µ of supply current. E and E may be driven simultaneously; the parts are guaranteed not to enter shutdown if E is high and E is low for less than. If the inputs are in this state for at least 6, the parts are guaranteed to enter shutdown. For the MX48, MX483, and MX487, the th and tl enable times assume the part was not in the lowpower shutdown state (the MX48/MX488 MX49 and MX487 can not be shut down). The th(shn) and tl(shn) enable times assume the parts were shut down (see Electrical Characteristics). It takes the drivers and receivers longer to become enabled from the low-power shutdown state (th(shn), tl(shn)) than from the operating mode (th, tl). (The parts are in operating mode if the E, E inputs equal a logical, or, or,.) Figure 3. river Output Waveform and FFT Plot of MX483/ MX487 MX489 Tramitting a khz Signal river Output Protection Excessive output current and power dissipation caused by faults or by bus contention are prevented by two mechanisms. foldback current limit on the output stage provides immediate protection agait short circuits over the whole common-mode voltage range (see Typical Operating Characteristics). In addition, a thermal shutdown circuit forces the driver outputs into a high-impedance state if the die temperature rises excessively. Propagation elay Many digital encoding schemes depend on the difference between the driver and receiver propagation delay times. Typical propagation delays are shown in Figures 8 using Figure 4 s test circuit. The difference in receiver delay times, t PLH - t PHL, is typically under 3 for the MX48, MX48, MX49, MX49, and MX487 and is typically less than for the MX483 and MX487 MX489. The driver skew times are typically ( max) for the MX48, MX48, MX49, MX49, and MX487, and are typically (8 max) for the MX483 and MX487 MX489. Maxim Integrated

MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers pf TTL IN t, t F < 6 = 4Ω ECEIE OUT pf Figure 4. eceiver Propagation elay Test Circuit m/div = T = + C m/div = T = + C /div /div /div Figure. MX48/MX48/MX49/MX49/MX487 eceiver t PHL /div Figure 6. MX48/MX48/MX49/MX49/MX487 eceiver t PLH m/div = T = + C m/div = T = + C /div /div 4/div Figure 7. MX483, MX487 MX489 eceiver t PHL 4/div Figure 8. MX483, MX487 MX489 eceiver t PLH Maxim Integrated

MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers Line Length vs. ata ate The S-48/S-4 standard covers line lengths up to 4 feet. For line lengths greater than 4 feet, see Figure 3. Figures 9 and show the system differential voltage for the parts driving 4 feet of 6WG twisted-pair wire at khz into Ω loads. Typical pplicatio The MX48, MX483, MX48, MX487 MX49, and MX487 traceivers are designed for bidirectional data communicatio on multipoint bus tramission lines. Figures and show typical network applicatio circuits. These parts can also be used as line repeaters, with cable lengths longer than 4 feet, as shown in Figure 3. To minimize reflectio, the line should be terminated at both ends in its characteristic impedance, and stub lengths off the main line should be kept as short as possible. The slew-rate-limited MX483 and MX487 MX489 are more tolerant of imperfect termination. - - - - μs/div μs/div Figure 9. MX48/MX48/MX49/MX49/MX487 System ifferential oltage at khz riving 4ft of Cable Figure. MX483, MX487 MX489 System ifferential oltage at khz riving 4ft of Cable E Ω Ω E E E MX48 MX483 MX48 MX487 MX487 E E E E Figure. MX48/MX483/MX48/MX487/MX487 Typical Half-uplex S-48 Network Maxim Integrated 3

MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers E E Ω Ω Ω Ω E E MX488 MX49 E E E E NOTE: E N E ON MX489/MX49 ONL. Figure. MX488 MX49 Full-uplex S-48 Network MX488 MX49 Isolated S-48 For isolated S-48 applicatio, see the MX3 and MX48 data sheets. E E Ω T IN Ω T OUT NOTE: E N E ON MX489/MX49 ONL. Figure 3. Line epeater for MX488 MX49 4 Maxim Integrated

MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers Ordering Information Ordering Information (continued) PT TEMP NGE PIN-PCKGE PT TEMP NGE PIN-PCKGE MX48CP 8 Plastic P MX49CP 8 Plastic P MX48CS MX49CS MX48CU 8 µmx MX49CU 8 µmx MX48C/ MX48EP MX48ES MX48MJ MX483CP MX483CS MX483CU MX483C/ MX483EP MX483ES MX483MJ MX48CP MX48CS MX48CU MX48C/ MX48EP MX48ES MX48MJ MX487CP MX487CS -4 C to +8 C -4 C to +8 C - C to + C -4 C to +8 C -4 C to +8 C - C to + C -4 C to +8 C -4 C to +8 C - C to + C ice* 8 Plastic P 8 CEP 8 Plastic P 8 µmx ice* 8 Plastic P 8 CEP 8 Plastic P 8 µmx ice* 8 Plastic P 8 CEP 8 Plastic P MX49C/ MX49EP -4 C to +8 C MX49ES -4 C to +8 C MX49MJ - C to + C MX49CP MX49CS MX49C/ MX49EP -4 C to +8 C MX49ES -4 C to +8 C MX49MJ - C to + C MX49MS/P - C to + C MX49MS/P-T - C to + C MX487CP MX487CS MX487CU MX487C/ MX487EP -4 C to +8 C MX487ES -4 C to +8 C MX487MJ - C to + C *Contact factory for dice specificatio. ice* 8 Plastic P 8 CEP 4 Plastic P 4 SO ice* 4 Plastic P 4 SO 4 CEP 4 CEP 4 CEP 8 Plastic P 8 µmx ice* 8 Plastic P 8 CEP MX487CU 8 µmx MX487C/ ice* MX487EP -4 C to +8 C 8 Plastic P MX487ES -4 C to +8 C MX487MJ - C to + C 8 CEP MX488CP 8 Plastic P MX488CS MX488CU 8 µmx MX488C/ ice* MX488EP -4 C to +8 C 8 Plastic P MX488ES -4 C to +8 C MX488MJ - C to + C 8 CEP MX489CP 4 Plastic P MX489CS 4 SO MX489C/ ice* MX489EP -4 C to +8 C 4 Plastic P MX489ES -4 C to +8 C 4 SO MX489MJ - C to + C 4 CEP Maxim Integrated

MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers Package Information For the latest package outline information and land patter, go to www.maximintegrated.com/packages. Note that a +, #, or - in the package code indicates ohs status only. Package drawings may show a different suffix character, but the drawing pertai to the package regardless of ohs status. PCKGE TPE PCKGE COE OUTLINE NO. LN PTTEN NO. 8 PP P8- -43 S8- -4 9-96 8 MX U8- -36 9-9 8 CEP J8- -4 4 PP P4-3 -43 4 SO S4- -4 9-4 CEP J4-3 -4 6 Maxim Integrated

MX48/MX483/MX48/ MX487 MX49/MX487 Low-Power, Slew-ate-Limited S-48/S-4 Traceivers evision History EISION NUME EISION TE ESCIPTION PGES CHNGE /93 Initial release. 9 9/9 Changed column name in Selection Table to Number of eceivers on us. 9/4 dded MX49MS/P and MX49MS/P-T to data sheet. Updated bsolute Maximum atings., Maxim Integrated cannot assume respoibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licees are implied. Maxim Integrated reserves the right to change the circuitry and specificatio without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance. Maxim Integrated 6 io obles, San Jose, C 934 US -48-6- 7 4 Maxim Integrated Products, Inc. Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.